www.pudn.com > ep1c6_12_1_2_moto.rar > CNT5.VHD

LIBRARY IEEE;                                            -- 4½øÖƼÆÊýÆ÷ 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
ENTITY CNT5 IS 
    PORT ( CLK : IN STD_LOGIC; 
             AA : OUT STD_LOGIC_VECTOR(4 DOWNTO 1)); 
END CNT5; 
ARCHITECTURE behav OF CNT5 IS 
    SIGNAL CQI : STD_LOGIC_VECTOR(4 DOWNTO 0); 
BEGIN 
    PROCESS(CLK) 
    BEGIN 
       IF CLK'EVENT AND CLK = '1'  then  CQI <= CQI + 1; END IF; 
    END PROCESS; 
  AA <= CQI(4 DOWNTO 1); 
END behav;