Abstract

A problem plaguing typical digital communication systems is multipath propagation. At radio frequencies, this can be caused by buildings, walls, and metal objects. Orthogonal Frequency Division Multiplexing (OFDM) is a method of using multiple carriers to both reduce inter-symbol interference and combat the effects of multipath propagation.

We have implemented a compile-time configurable OFDM modem on a Texas Instruments TMS320 C5510 Digital Signal Processing Starter Kit using 16-point quadrature amplitude modulation (16-QAM). This report presents a background on OFDM, the methods we used to accomplish full-duplex operation, evaluates the performance of the modem, and suggests further improvements.
## Contents

List of Figures iii  
List of Tables iii  
Acknowledgements iv  
Executive Summary v  

1 Introduction 1  

2 Orthogonal Frequency Division Multiplexing 1  
2.1 Theory ................................................. 1  
2.1.1 Multipath Propagation ........................... 2  
2.1.2 Noise .............................................. 2  
2.2 OFDM Generation ..................................... 2  
2.2.1 Buffering and Block Processing ................. 3  
2.2.2 Quadrature Amplitude Modulation (QAM) ......... 3  
2.2.3 Inverse Discrete Fourier Transform (IDFT) and Discrete Fourier Transform (DFT) ........ 3  
2.2.4 Guard Interval .................................... 4  

3 System Design 5  
3.1 Synchronization ...................................... 5  
3.2 Channel Estimation ................................... 6  
3.3 Header Frame ........................................ 7  

4 Implementation 8  
4.1 Packet Structure .................................... 8  
4.2 Implemented Modules ............................... 8  
4.2.1 UART Module .................................... 9  
4.2.2 OFDM Module .................................... 10  
4.2.3 IF / CODEC Module .............................. 11  
4.2.4 CORR Module .................................... 11  
4.3 Transmitter Implementation ......................... 11  
4.4 Receiver Implementation ............................ 11  
4.5 Hardware Design Issues ............................ 12  
4.6 DSP Implementation issues ......................... 13  
4.6.1 Math Processing .................................. 13  
4.6.2 IF Module ........................................ 13  
4.6.3 UART Module .................................... 14  
4.6.4 Optimizations .................................... 15  

5 Results and Findings 15  
5.1 Improvements ........................................ 15  

6 Commercial Markets and Uses 16  

7 Conclusion 18  

References 18  

Glossary 18
Appendix A A-1
ofdm.c .................................................. A-1
if.asm ..................................................... A-11
uart.c ..................................................... A-16
corr.asm .................................................. A-20
ofdm.cmd .................................................. A-24
List of Figures

1  Bandwidth Allocation ......................................................... 1
2  System Schematic ................................................................. 2
3  Sample Constellation ............................................................... 3
4  OFDM Generation Block Diagram .............................................. 5
5  Burst Frame Signal ................................................................. 5
6  Burst Frame Autocorrelation ..................................................... 6
7  Channel Estimation Constellation ............................................. 7
8  Inverse Channel Transfer Function ......................................... 8
9  Header Constellation ............................................................... 9
10 Data Packet Form ................................................................. 10
11 IFFT Bin Packing ................................................................. 10
12 Transmission Data Flow ......................................................... 11
13 Transmission State Machine .................................................... 12
14 Reception Data Flow ............................................................... 13
15 Reception State Machine ........................................................ 14
16 Circular Buffer Linearization .................................................. 16
17 BER Prediction ................................................................. 17

List of Tables

1  Sample Constellation Points .................................................. 3
2  Packet Length ................................................................. 10
3  IF Module Functions ............................................................ 14
Acknowledgements

We would like to thank our professor, Dr. Kurt Metzger, for his support, advice and constructive comments; and Jason Siegel and Niloufar Ghafouri for their constant support throughout the course.
Executive Summary

Typical digital communication systems are prone to errors caused by multipath propagation (additive echoes). The effect of such echoes is to cause time spreading of the symbols, which prevents effective decoding. Orthogonal Frequency Division Multiplexing is a novel modulation technique that combats these traditional problems at the expense of additional algorithmic complexity.

OFDM signals can be generated with the use of typical Fast Fourier Transform and Inverse Fast Fourier Transform functions available on most digital signal processing chips. By using these, some creative input and output buffering, and a proper detection method, it is relatively easy to implement such a system.

We have done just this, using a Spectrum Digital C5510 Digital Signal Processing Starter Kit. The internal program is structured to be able to run while both sending and receiving data. Full-duplex operation is important for reliable and predictable functioning.

Our Orthogonal Frequency Division Multiplexing system has a widely compatible serial data port. A computer or similar device can communicate, without error correction, over a link to another such equipped Starter Kit. Using a number of optimized methods, we have gained good performance for a proof-of-concept project.
1 Introduction

Since the inception of modern communication theory, most communication systems have taken a single-carrier approach, where all the information to be transmitted is modulated by a single carrier. A single-carrier system uses the entire bandwidth available for each symbol, causing the data symbols to have a short time duration. Inter-Symbol Interference (ISI) can affect each symbol significantly. In a classic communication system, ISI causes severe degradation of the system performance.

Orthogonal Frequency Division Multiplexing (OFDM) is a modulation method for communication using multiple carriers spaced correctly and evenly in the frequency domain. Since OFDM allows adjacent carrier frequencies to be very closely spaced, more closely than most other multi-carrier systems, systems using this modulation scheme can use the bandwidth efficiently. Also, these systems are largely immune to the effects of multipath when correctly implemented.

We have implemented an Orthogonal Frequency Division Multiplexing modulation-based communications link. It is fully bi-directional, has a RS-232 serial interface, and it meets the behavior requirements of a Data Communications Equipment device. This work was done on a Spectrum Digital C5510 Digital Signal Processing Starter Kit. We have achieved a functioning system with promising results.

2 Orthogonal Frequency Division Multiplexing

2.1 Theory

In today’s world, with the ever increasing demand for faster, secure and more reliable communication systems, multi-carrier systems are an alternative and effective approach. In a multi-carrier system, the available bandwidth is split into several sub-channels (Figure 1).

![Splitting of bandwidth among different carriers in a multi-carrier system.](image)

OFDM is a multi-carrier system where data is encoded to multiple sub-carriers, which are sent simultaneously. This results in an optimal use of bandwidth. A set of orthogonal sub-carriers together forms an OFDM symbol. To avoid ISI due to multipath propagation, successive OFDM symbols are separated by a guard interval. This makes the OFDM system resistant to multipath effects.

In a multi-carrier system, instead of transmitting information all at once, it is transmitted slowly in parallel over these sub-channels. This enables data symbols to have a longer duration while still maintaining high data rates. In the frequency domain, each sub-channel occupies a small frequency interval where the channel frequency response will be almost constant; each symbol will hence experience an approximately flat-fading channel.
OFDM is a specialized form of multi-carrier communication where the sub-carriers are orthogonal to one another. By using orthogonal sub-carriers, the Inter-Carrier Interference (ICI) will be nearly eliminated in practice, and the symbols transmitted on the different sub-channels will not interfere.

2.1.1 Multipath Propagation

When traveling in an analog channel, such as electromagnetic waves along a wire, or sound waves in a medium, signals frequently get compounded with delayed, distorted versions of themselves. An echo is a classic example of multipath sound propagation. In a digital communication system, multipath propagation causes frequency shaping. To effectively communicate over a channel where this happens, the modem must either know or be able to estimate the frequency-shaping effects. The technique developed for use in OFDM systems is to send a channel estimation, or pilot, signal, which is known to both the sender and the receiver. By comparing what is received against what is expected to be received, the channel may be estimated to any level of detail desired.

2.1.2 Noise

The channel adds Additive White Gaussian Noise (AWGN) to the OFDM signal waveform. AWGN is a zero-mean wide-sense stationary random process consisting of independent and identically distributed Gaussian random variables. Noise of this type has infinite power and variance. This noise model is appropriate for our modeling situation.

2.2 OFDM Generation

![System schematic of the implemented modem.](image)

To generate OFDM successfully, the relationship between all the carriers must be carefully controlled to maintain the orthogonality of the carriers. For this reason, OFDM is generated by first building the desired spectrum, based on the modulated input data. Each carrier is assigned some data to transmit. The required amplitude and phase of the carrier is then calculated based on the QAM modulation scheme. The required
spectrum is then converted to its time domain representation using an Inverse Fast Fourier Transform. A Fast Fourier Transform, at the receiver end, does the reverse during demodulation.

Consider the block diagram of a sample OFDM system shown in Figure 2.

2.2.1 Buffering and Block Processing

The input serial data stream is formatted into blocks of the size required for transmission. The data is then transmitted in parallel by assigning each data word to one carrier in the transmission. There must be enough data available before this process starts, because the data is consumed in blocks, not a byte at a time. Similarly, the data from the IFFT must be transformed from a block into a serial set of data.

2.2.2 Quadrature Amplitude Modulation (QAM)

To increase the data rate, the 16-point quadrature amplitude modulation scheme (16-QAM) is used on each sub-carrier. 16-QAM maps four bits onto one complex-valued symbol. Gray coding is also used, making adjacent symbols differ by only one bit. This makes it optimal for a minimum Euclidean distance receiver. A sample gray-coded 16-QAM constellation is shown in Figure 3 and Table 1.

![Figure 3: Sample 16-QAM constellation.](image)

<table>
<thead>
<tr>
<th>x 10^4</th>
<th>0000 (0)</th>
<th>0001 (1)</th>
<th>1001 (9)</th>
<th>1000 (8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010 (2)</td>
<td>0011 (3)</td>
<td>1011 (11)</td>
<td>1010 (10)</td>
<td></td>
</tr>
<tr>
<td>0110 (6)</td>
<td>0111 (7)</td>
<td>1111 (15)</td>
<td>1110 (14)</td>
<td></td>
</tr>
<tr>
<td>0100 (4)</td>
<td>0101 (5)</td>
<td>1101 (13)</td>
<td>1100 (12)</td>
<td></td>
</tr>
</tbody>
</table>

Table 1: A set of gray-coded 16-QAM constellation points.

2.2.3 Inverse Discrete Fourier Transform (IDFT) and Discrete Fourier Transform (DFT)

The IDFT performs the necessary transformation very efficiently; it provides a simple way of ensuring the carrier signals produced are orthogonal.
Consider the N complex-valued symbols $X(k)$, $0 \leq k \leq N - 1$, modulated onto N orthogonal carriers using the IDFT

$$x(n) = \sum_{k=0}^{N-1} X(k)e^{j2\pi n \frac{k}{N}}$$  \hspace{1cm} (1)

Since the basis functions of the IDFT are orthogonal, orthogonal sub carriers are created.

The Discrete Fourier Transform (DFT) transforms a cyclic time domain signal into its equivalent frequency spectrum. This is done by finding the equivalent waveform, generated by a sum of orthogonal sinusoidal components. The amplitude and phase of the sinusoidal components represent the frequency spectrum of the time domain signal. The IDFT performs the reverse process, transforming a spectrum (amplitude and phase of each complex frequency component) into a time domain signal. The IDFT converts a number of complex data points into the time domain signal of the same number of points. Each data point in the frequency spectrum used for an IDFT is called a bin. The orthogonal carriers required for the OFDM signal can be easily generated by setting the amplitude and phase of each bin, then performing the IDFT.

To achieve a real-valued output from the IDFT, a special packing technique is used. By appending a reversed and complex conjugated copy of the N symbols to themselves, the output from the IDFT will be real-valued (specifically, it will contain zero-valued imaginary components). By using this technique, the number of points in the IDFT calculation will be increased from N to at least $2N + 2$. In this case, the complex frequency bins with equal but opposite frequencies then contain conjugate coefficients.

An property that is important in the reception of OFDM signals is the close relationship between the DFT of a signal and the DFT of the same signal circularly rotated. Taking the DFT of signal rotated by R samples,

$$y(n) = x((n + (N - R)) \mod N)$$  \hspace{1cm} (2)

$$Y(k) = e^{-j2\pi k \frac{R}{N}} X(k)$$  \hspace{1cm} (3)

The coefficient is simply a linear phase shift. This follows directly from the Fourier shifting property.

### 2.2.4 Guard Interval

One of the most important properties of OFDM transmission is the robustness it provides against multipath delay spread. This is achieved by having a long symbol period, which minimizes the Inter-Symbol Interference (ISI). The level of robustness can be increased even more by the addition of a guard period between transmitted symbols. The guard period allows time for multipath signals from the previous symbol to die away before the information from the current symbol is gathered. If the end of the symbol waveform is put at the start of the symbol during the guard period, this effectively extends the length of the symbol, while maintaining the orthogonality and periodicity of the waveform.

A technique for employing the guard interval is to use a cyclic prefix. The cyclic prefix is, a copy of the M of the last samples prepended, making the signal appear as periodic over $M + N$ samples with period N. The received signal, consisting of the sent signal and the cyclic prefix, is demodulated using the FFT.

The sent signal can be written as:

$$s(n) = \begin{cases} 
  x(n + N) & , -M \leq k < 0 \\
  x(n) = \sum_{k=0}^{N-1} X(k)e^{j2\pi n \frac{k}{N}} , , 0 \leq k \leq N - 1 
\end{cases}$$  \hspace{1cm} (4)
The received signal \( r(n) \) can be written as
\[
r(n) = s(n) \ast h(n) + e(n) , -M \leq n \leq N - 1
\]
where \( h(n) \) is the channel impulse response and \( e(n) \) is the error due to additive noise.

3 System Design

A schematic of the system model that was implemented is shown in Figure 4. It consists of two PCs and two DSP-implemented modems. The same program is executed on both DSPs and duplex communication is possible. The main design issues are discussed below.

3.1 Synchronization

Proper time synchronization is an issue in any coherent communication system. To solve this problem and to reduce the complexity of the system, a pseudo-random sequence was designed to act as a Burst Frame (Figure 5). At the receiver end, a normalized running correlation is calculated between the incoming data
and the burst frame. A value above a pre-determined threshold indicates the arrival of a packet; the threshold is determined from the burst-frame autocorrelation properties.

The burst frame is one of the most important pieces of information sent in a packet. It is responsible for time synchronization between the transmitter and the receiver. Its optimal design is such that its autocorrelation is an impulse. The normalized autocorrelation for our chosen burst frame is shown in Figure 6. It only has a peak of substantial magnitude in the center, which is a desired characteristic and helps in correct detection at the receiver. Because of the DFT shifting property discussed earlier, and the channel estimation and correction frame discussed below, detection of any of these three (two of them negative) peaks will synchronize the transmitter and receiver to within tolerance.

### 3.2 Channel Estimation

Since we may deal with a time-varying channel, a continuous estimate of the channel behavior is important to ensure reliable data transmission and reception. To cope with this, a known pilot frame is sent, and the received frame (Figure 7(b)) is compared with the original frame and the channel response is estimated.

The channel estimation frame is another important frame that predicts the channel response at the receiver. It is a set of all the possible symbols assigned to each subchannel as shown in Figure 7(a). These symbols face deterioration and attenuation while traveling through the channel resulting in a new skewed constellation. Figure 7(b) shows the constellation of the received channel estimation frame.

Once the channel estimation frame is received, the information is used to generate a channel adjustment matrix. The channel adjustment matrix acts as a linear transform applied to all of the following frames to
shift and scale the symbols as required to negate the combined effects of the channel.

Figure 8 shows the inverse of the estimated channel response. From the phase plot it can be seen that the channel noise effects reduce to a matter of phase shift. This phase shift, which manifests as a rotation on the 16-QAM constellation, is accounted for by the Channel Adjustment Matrix.

### 3.3 Header Frame

The header frame contains information about the number of data frames that follow. This information is required to ensure that the correct amount of data is received. The frame also contains redundant information so that symbol errors do not affect the operation of the modem. Since we are not employing any error correction codes, it is very likely that a few of the values received will be incorrect. Since this is very important information, it is placed in the frame several times. The periodicity caused by this multiple repetition of information posed a clipping problem in the time domain. To counter this problem, the header information was exclusive-or’ed with a random sequence and the resulting non-periodic information was modulated and transmitted. At the receiver the original header content is retrieved by exclusive-or’ing again with the same known sequence.

The received constellation plot of the header frame is depicted in Figure 9(a).

The header frame also goes through deterioration in the channel resulting in a disoriented and skewed constellation. The Channel Adjustment Matrix formed from the channel adjustment frame is then employed to correct the constellation. The adjusted header frame constellation is shown in Figure 9(b).
4 Implementation

The modem is full duplex; that is, it can send and receive data simultaneously. It is important that the modem concurrently performs both tasks. By the use of buffering, they are allowed to run in an interleaved series. However, each task must have a chance to run periodically, so that the buffers do not overflow with unconsumed data. The serial and analog interfaces transceive data through interrupts triggered for this purpose. Data transceived on the serial interface is placed into packets. The amount of data in each packet is the amount of data available for transmission when the header frame is sent, capped at a preset limit.

4.1 Packet Structure

The packet structure illustrated in Figure 10 above was implemented in our project. The total packet length is $3427 + 1224k_1$ samples, as shown in Table 2, where $k_1$ denotes the number of data frames sent.

4.2 Implemented Modules

The project was divided into four main modules:

- UART
- OFDM
Figure 9: The header frame consists of bytes representing the amount of data to be sent in the current packet, exclusive-or’ed with a randomizing one-time-pad, modulated by 16-QAM.

Figure 10: Data packet structure, showing the cyclic prefix (CP) prepended to the data-containing frames.

- IF / CODEC
- CORR

These modules are used for both transmitter and receiver operations, and are explained in the following sub-sections.

4.2.1 UART Module

The Universal Asynchronous Receiver-Transmitter (UART) is used to handle asynchronous serial communication. In our project it is used to send data between the computer and the C5510 DSK where it is processed and transmitted.

The UART module uses the Recommended Standard 232 (RS-232) interface and communicates between different nodes and devices. It performs the parallel to serial conversion of the digital data that is transmitted and the serial to parallel conversion of digital data that has been received. The baud-rate, number of stop
<table>
<thead>
<tr>
<th>Component</th>
<th>Length (without CP)</th>
<th>Cyclic Prefix</th>
<th>Total Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Burst Frame</td>
<td>1024</td>
<td>No</td>
<td>1024</td>
</tr>
<tr>
<td>Channel Estimation Frame</td>
<td>1024</td>
<td>Yes</td>
<td>1224</td>
</tr>
<tr>
<td>Header Frame</td>
<td>1024</td>
<td>Yes</td>
<td>1224</td>
</tr>
<tr>
<td>Data Frame</td>
<td>1024</td>
<td>Yes</td>
<td>1224</td>
</tr>
<tr>
<td>Packet</td>
<td></td>
<td></td>
<td>3472 + 1224k_1</td>
</tr>
</tbody>
</table>

Table 2: Makeup, in samples, of components of each packet. \( k_1 \) denotes the number of data frames sent.

bits, and number of data bits can be set as necessary. In our project, a baud rate of 115,200 was used to minimize latency.

We implemented hardware flow control to keep the buffer-fill level to a size less than allocated. Transmit and receive buffers are handled by this module, and it ensures that data that needs to be sent is transmitted as soon as possible.

### 4.2.2 OFDM Module

The OFDM module is the main module which uses the other modules. It takes data from the UART receive buffer in byte form. Then the bits are taken four at a time and are modulated using 16-QAM. A Gray coded constellation of 16-QAM, shown in Figure 3 and Table 1, is used to minimize the errors caused by high variance noise. Conceptually, these symbols represent the frequency domain coefficients.

The symbols generated are then processed by an Inverse Fast Fourier Transform operation. Since our data is real-valued, and we want a real result at the output, we take the flipped replica of the data and append its conjugate to the original data, exploiting the Fourier transform properties. As a result real data is seen at the output which is in time domain. Since most communication systems are considered to be AC coupled, data at DC (very low frequencies) must be avoided. To cope with this, zeroes are inserted at appropriate places in the IFFT bins to eliminate any DC component at the output and in between data sets. Also, zeros are placed as necessary into the bins between the data to form a power-of-two number of bins (necessary for efficient IFFT computation). The structure of the set of bins is shown in Figure 11. The list contains two entries for each coefficient because the real and imaginary values are interleaved.

The OFDM module is also responsible for generating the packet that was shown in Figure 10. A variable number of data frames can be present in a single packet. At the transmitter end, the time domain packet is sent to the IF / CODEC module where it is prepared to be sent across the channel.

Similar actions take place on the receiver side, where the FFT is the main operation followed by 16-QAM demodulation. The same module is responsible for detection of burst frame, evaluation of channel estimation frame, generation of the channel adjustment matrix, adjustment of the following frames, processing of the header frame and keeping a count of the expected number of frames to follow.
4.2.3 IF / CODEC Module

This library handles the functions of AIC-23 CODEC, which is responsible for digital to analog conversion on the transmitting side, and for analog to digital conversion on the receiving side. Circular buffers were used, one each for the transmitter and receiver. These buffers were then temporarily point-linearized to facilitate processing. The interface to this module is described in Section 4.6.2.

4.2.4 CORR Module

The CORR (correlation) module is responsible for the critical process of time synchronization. The idea is to implement a running correlation algorithm such that it detects the burst frame prepended to an incoming packet with high probability. The module calculates the normalized correlation of the burst frame with incoming data. The correlation value is compared to a pre-computed threshold, which in our case is 40% of the maximum normalized correlation.

Since the burst frame is a pseudorandom signal, it has one distinctive peak of correlation at zero delay. The clock safety adjustment places the beginning of the FFT data set approximately in the middle of the cyclic prefix. Therefore, if the burst frame is detected at any of the near-center autocorrelation peaks, the FFT will still be taken on data in the correct frame. Without this adjustment, part of the FFT data set could belong to the following frame’s cyclic prefix, which would cause poor results.

4.3 Transmitter Implementation

![Data flow path for sending data through the modem.](image)

As shown in Figure 12, the UART module converts parallel data in the computer into serial data and transmits it to the DSK that receives the data from the computer, and feeds it to the OFDM module.

In the OFDM Module, data bits received from the UART module are modulated using 16-QAM with 4 bits combined into one symbol. Packets are then passed to the D/A output, where they are transmitted over the channel.

The transmitter working can be explained with the state diagram shown in Figure 13. It starts in the Wait state, where the transmitter remains until it receives input from the UART. The received input is then processed by the OFDM module. The burst frame is sent, followed by the channel estimation frame. Then the header is sent which is followed by the data frame. The transmitter keeps sending the bytes until all the data has been transmitted, packing with random bits where necessary. At the end the transmitter returns to the Wait state, waiting for more data.

4.4 Receiver Implementation

Signal samples are taken into DSK from the A/D buffer. The burst frame is then used to detect the arrival of a packet and is critical for time synchronization. The Channel Estimation frame is used to estimate the channel response, the channel adjustment matrix is generated and the incoming data is scaled appropriately.
The FFT is taken on the samples, which represents the cyclic prefix and frame, in accordance with the clock safety skew. The 16-QAM demodulation is the last step, which is implemented using minimum-distance criterion on received samples. Data bytes are then passed to the computer using serial UART link. Figure 14 illustrates the Receiver Data Flow.

The state transition diagram of the receiver is shown in Figure 15. The receiver starts in the Wait and Check states, where it constantly computes the correlation of the received data with the burst frame, as soon as there are enough samples received. If the burst frame is not detected, the receiver consumes some samples and returns to the Wait state. When the burst frame is detected, the receiver moves to the next state to receive the channel estimation frame followed by the header. If the header reception is successful (the header content is consistent) then the receiver moves to the data reception mode and remains there until all the data is received. When the number of bytes mentioned in the header frame are received, the state changes to Wait again, where it starts checking for the arrival of a new burst frame.

4.5 Hardware Design Issues

We had to decide upon following hardware and protocol issues, which were chosen to suit our approach, the hardware available, and the empirical feedback.

DSP Global’s DSPG-IC2-U232 serial daughter-boards were used to communicate with the serial port of the computers on both the transmitting and receiving ends. We used 4 bits to form a symbol which was then QAM modulated. The number of sub-channels we used was 32 which resulted in 16 bytes per data frame. A cyclic prefix of 200 samples was used in addition to a clock safety of 70. The packet size is variable and is
set on the fly depending on the amount of data to be sent. If the data is not sufficient, then the transmitter waits a few milliseconds for any additional data; however in the case where no more data is received, the timer times out and the data is then sent.

4.6 DSP Implementation issues

4.6.1 Math Processing

We modeled our OFDM system in MATLAB, which is a 64-bit package; however our hardware implementation was on a fixed-point processor where all the buffers were chosen to be 16-bits wide. The correlation values exceeded the upper limit of 32 bit registers and we had to resort to using the 40 bit registers. Most of this processing was explicitly handled in assembly language.

4.6.2 IF Module

The IF interface code was derived from an assembly source file provided to us. The provided file was designed to support interrupt-driven, buffered digital-to-analog conversions. This library was adequate for our purposes, but we added functionality to optimize the code which uses this library. Table 3 shows the interface differences. For instance, the function to copy data into the output buffer, and the function to copy data from the input buffer, were changed to take vectors and a vector stride as arguments. The original functionality, which moved one sample at a time, resulted in overhead-intensive loops calling these functions repeatedly. By taking a vector of samples, the number of instructions inside the loop was greatly reduced. A common operation was to use A/D samples as input to an FFT function, which takes interleaved (Real, Imaginary) data. By setting the vector stride parameter to two, the IF functions will effectively place data into the real components of each bin. Again, this resulted in a very large saving of operations inside the loop.
The main functions of these interfaces are to setup the codec for proper functionality, including the sampling rate, which in our case was 32,000 samples per second. It also keeps the count of received and transmitted samples and manages the related buffers.

### 4.6.3 UART Module

Also provided to us was a C support library for the UART interface board. The interrupt service routine provided with this library was not written correctly, nor did it support RS-232 flow control. The interrupt code must service all UART interrupts routed through the INT1 hardware interrupt before it returns. Otherwise, the hardware interrupt does not reset, and the service routine does not get called again because it is edge triggered.

We modified the provided code, and named it the UART library. In the interrupt, when the UART receive buffer is nearly full, the library deasserts the Clear-to-Send (CTS) line. This causes the computer to stop...
sending data until this line is reasserted. In the routine which copies the serial data to the application’s buffers, when sufficient data has been removed from the buffer, the CTS line is automatically reasserted. By using two thresholds, the buffer is hysterically filled. Because the modem cannot transceive data as quickly as the computer and modem can communicate with each other, flow control is necessary. Otherwise, the modem would lose data when its transmit buffers became full. As with the IF library, functions in the modified UART library take vectors and vector strides as arguments. With these modifications, the UART library met the modem’s needs.

4.6.4 Optimizations

As mentioned above, a running correlation is used to detect the burst frame. Because the data is stored in a large circular buffer, using in-place correlation of the received data is difficult. To this end, the ifRecvLinearize function ensures that the desired number of samples can be found in linear, contiguous address spaces in memory, and returns the base address of this set of samples. For requested data sets which do not wrap from the end to the beginning, it simply checks for the existence of at least the correct number of samples, and then returns the starting address. Then, correlation can proceed on this pointer. For data sets which will wrap, the correct number of samples are copied from the beginning of the buffer into a padding space past the end of the circular buffer. In this manner, the returned pointer is to the base of a linear, contiguous data set. The maximum number of words copied is one less than the number desired, and a copy of this, and all sizes, is infrequent. The linearization process of the receive circular buffer is shown in Figure 16.

To perform the correlation, we modified a convolution function provided with TI’s DSP library. At the heart of this code is a assembly RPT/MACM loop, which executes $N$ instructions to correlate two length-$N$ vectors. This is as fast as is possible, in the general case, and is much faster than when written in C. Since the correlate function is called so frequently, a short execution time is necessary. When combined with the circular buffer linearization, burst frame detection can be done extremely quickly.

5 Results and Findings

Figure 17 is the plot of the Bit Error Rate vs. the SNR for our system obtained in MATLAB under simulated conditions. It can be noticed that the BER is very high at low values of SNR and gradually decreases as the SNR increases. It can also be noticed that there is a steep decline in BER at the 6dB mark. This indicates that at lower SNR values, synchronization is very sensitive to noise causing errors in frame detection at the receiving end.

We have successfully implemented a compile-time configurable OFDM modem on a Texas Instruments TMS320C5510 DSP, fully capable of full-duplex operation, at speeds between 5-8 Kbps with over 90% data accuracy.

5.1 Improvements

We would like to program the modem binary into the DSK Flash memory, which would let it operate in a stand-alone manner. Most of the useful applications of DSPs are stand-alone and contain the related software on Flash memory, from where it is loaded onto the program memory for execution.

Other improvements include manual conversion of some of the C code into assembly, for faster execution. We believe that a reasonable speed-up could be achieved following this enhancement.

On the algorithmic side, we would like to use an adaptive-step correlation algorithm. Being the most important step in packet detection and time synchronization, we cannot avoid correlation even though it
The circular buffer is a large buffer and we are interested only in $N$ samples of the received signal. In the first case, the request is towards the start of the circular buffer, and since $N$ samples of the data are placed contiguously and in the order in which they were received, any extra processing need not be performed. If the request begins from a point such that the data would not remain contiguous for $N$ samples, like the second case, the number of data samples required to form $N$ contiguous samples are copied from the front of the buffer into the padding zone.

is highly computationally intensive to calculate a new correlation for every incoming sample taken into the frame. However, using adaptive-step correlation we can skip over more samples when the likelihood of a burst frame being nearby is remote. Changing to adaptive correlation would have multifold benefits: the computation necessary would reduce, allowing more time for other tasks. This which would translate to smaller power drain, a desirable trait for wireless devices.

Inclusion of standard error correction codes is also expected to improve the accuracy by orders of magnitude. However, channel bandwidth is used for adding redundant data, and this will reduce the capacity of the system.

6 Commercial Markets and Uses

Orthogonal Frequency Division Multiplexing is bandwidth efficient in that it uses orthogonal frequencies to counter Inter-Carrier Interference (ICI) and, as shown in the discussion above, conserves bandwidth by placing the channels closer than conventional frequency division multiplexing schemes.

It is also robust in Rayleigh fading, multipath propagation and Inter-Symbol Interference (ISI), because of the fact that it uses multiple carriers to transmit information. Since each channel has smaller data rate, it results in larger symbol durations, leading to smaller or negligible ISI.

The main aim of the project was to develop the basic structure of an OFDM capable modem, which could be used for further experimentation in the field of modern communications. Our project is, by all standards, a good learning tool for anybody who seeks to gain insight into this promising technology of present and future communication systems. We have created a test bench for both the technically sound and non-technical
pupil, who would like to learn the basic functionality of such a modem, or would like to understand the requirements, limitations, pros and cons of choosing this approach over any other, when used independently or in conjunction with some other device.

Our implementation of Orthogonal Frequency Division Multiplexing is flexible enough to give the designer the independence of choosing the number of channels or sub carriers. It also lets the user experiment with custom cyclic prefix widths, so that differences in performance can be measured. Together with our MATLAB simulations, the entire package gives the students a feel for the performance differences between ideal scenarios of 64 bit word sizes on a gigahertz processor, versus the 16 bit word size of a 200 MHz processor.

While the modem gives a fair enough performance without the use of any error correction, we can enhance its performance with the use of simple or more complex error correction codes before launching into the market.

Another area of importance is the channel estimation. Channel estimation has haunted scientists for a long time, and there does not exist any best approach to implement this task. Estimation of the response for a time variant or invariant channel, and taking corrective measures at the receiver to ensure proper reception, is one of the most important components of a communication protocol. As our discussion and graphs proved, without channel estimation a reasonable communication system is not possible. The users have the freedom to change the estimation algorithm according to their choice. We have used a scheme which is based on the training / learning sequences. It can be altered and better schemes could be incorporated to measure any differences in performance.

Figure 17: Plot of Bit Error Rate (BER) vs SNR for our model.
OFDM is set to be the choice of designers for future communication. The IEEE 802.11a and 802.11g use OFDM, which is used for wireless LANs. The Asynchronous Digital Subscriber Line (ADSL) is OFDM based, and so is the Digital Audio-Video Broadcast (DAB/DVB).

7 Conclusion

There were numerous challenges in completing this project. Staying current with the timeline chosen was the most difficult task. The project scheduling became backweighted, and this resulted in the majority of the work being done at the end.

However, the modem implementation was successful. We have transmitted and received data, and have sent varying amounts of data in a packet. This fully stresses the capabilities of the buffering and math processing. Our modem is fully capable of full-duplex operation at speeds of 5-8 Kbps.

As a proof of concept, this project was highly successful, in both showing the flexibility and robustness of Orthogonal Frequency Division Multiplexing. It is recommended that this project be further pursued. The incorporation of error correcting codes will hugely improve the performance of the system in terms of accuracy. The use of an adaptive-step correlation algorithm will decrease the processing power required, at almost no expense in performance.

References

[1] Marc Engels, Wireless OFDM Systems-How to make them work?

Glossary

1. **Bandwidth:**
   The amount of data that can be sent over a connection in a given period of time. Bandwidth is usually stated in bits per second (bps). Also, the amount of frequency band used by a communication system; usually measured in Hertz (Hz).

2. **Baseband:**
   Name given to a transmission method in which the entire bandwidth is used to transmit just one signal.

3. **BER:**
   Acronym for Bit Error Rate. In a digital transmission, BER is the percentage of bits with errors divided by the total number of bits that have been transmitted or received or processed over a given time period. The rate is typically expressed as 10 to the negative power. For example, four erroneous bits out of 100,000 bits transmitted would be expressed as $4 \times 10^{-5}$.

4. **Carrier:**
   A high frequency waveform that is modulated (modified) to represent the information or data to be transmitted.

5. **Demodulation:**
   The process of recovering a modulating signal from a modulated carrier.
6. Digital Communication Systems:
   A system that transmits and receives information that can be represented as a stream of bits (Binary digits 1 and 0s).

7. FFT:

8. Flash Memory:
   A non-volatile memory device that retains its data after the power is removed.

9. Frequency-Division Multiplexing:
   A scheme in which numerous signals are combined for transmission on a single communications line or channel. Each signal is assigned a different frequency (subchannel) within the main channel.

10. Full-Duplex:
    The ability of a communication system to transport data in both directions simultaneously.

11. Gray Coding:
    A Gray code is a binary number system where two successive values differ in only one digit. The code was designed by Bell Labs researcher Frank Gray and patented in 1953.

12. ICI:
    Acronym for Inter-Carrier Interference. Undesirable phenomenon of energy interference between different symbols in a channel.

13. IFFT:

14. ISI:
    Acronym for Inter-Symbol Interference. Undesirable phenomenon of energy interference between different symbols in a channel.

15. Modem:
    Short for modulator/demodulator. A communication device that converts one form of a signal to another such that it is suitable for transmission over a communication channel; typically from digital to analog and then from analog to digital.

16. Modulation:
    Coding of information onto the carrier frequency. This includes amplitude, frequency, or phase.

17. Multipath:
    The problem caused by multiple copies of the same signal arriving at the receiver simultaneously via different propagation paths. Signals that are in phase will add to one another. Signals that are out of phase will cancel one another.

18. OFDM:
    Acronym for Orthogonal Frequency-Division Multiplexing. A transmission technique based on Frequency-Division Multiplexing (FDM) where multiple signals are sent out at different orthogonal frequencies.

19. Orthogonality:
    The property shared by two factors that ensures that one factor can be evaluated without considering the other factor to which it is orthogonal.

20. Packet:
    A group of bits transmitted as a unit.
21. **QAM:**
Acronym for Quadrature Amplitude Modulation. A modulation technique which uses amplitude as well as phase for encoding data to achieve higher data rates.

22. **Rayleigh Fading:**
Multipath effects characterized by the Rayleigh Distribution.

23. **RS-232:**
Acronym for Recommended Standard 232. This is the standard for communication through PC serial ports.

24. **SNR:**
Acronym for Signal-to-Noise ratio. The relationship between the useful signal and extraneously present noise, usually expressed in dB.

25. **UART:**
Acronym for Universal Asynchronous Receiver Transmitter. The UART is a computer component that handles asynchronous serial communication. Every computer contains a UART to manage the serial ports, and all internal modems have their own UART.

26. **XOR:**
Acronym for eXclusive-OR. A logical operator that results in true if one of the operands, but not both of them, is true.
Appendix A

ofdm.c

1 #include <dsplib.h>
#include <stdio.h>
2 #include "supportMcBSP452.h"
3
4 void cfft32_SCALE(LDATA *x, ushort nx);
5 void cbrev32(LDATA *x, LDATA *y, ushort n);
6 int ltoa(long val, char *buffer);
7 /* define timer0 registers */
8 #define TIM0 ((ioport unsigned)0x1000)
9 #define PRD0 ((ioport unsigned)0x1001)
10 #define TCR0 ((ioport unsigned)0x1002)
11 #define PRSC0 ((ioport unsigned)0x1003)
12 /* define bit fields for TCR */
13 #define T_IDLEEN 0x8000
14 #define T_INTEX 0x4000
15 #define T_ERRTM 0x2000
16 #define T_FUNC 0x0800
17 #define T_TLB 0x0400
18 #define T_SOFT 0x0200
19 #define T_FREE 0x0100
20 #define T_PWD 0x0040
21 #define T_ARB 0x0020
22 #define T_TSS 0x0010
23 #define T_CP 0x0004
24 #define T_POLAR 0x0002
25 #define T_DATOUT 0x0001
26
27 #define CLKMD =(ioport unsigned)0x1c00;
28 void CPUinit( int pll_mult , int pll_div );
29 /* set pll multiplier, divider, and enable pll. does not return until pll locked. */
30 void CPUinit( int pll_mult , int pll_div )
31 {
32 unsigned new_clkmd;
33 new_clkmd = CLKMD;
34 /* new clock frequency is mult/(div+1)*input_clock */
35 new_clkmd &= (~(0x1F<<7) | (0x2<<5));
36 new_clkmd |= ((pll_mult & 0x1F) << 7) | ((pll_div & 0x2) << 5) | (0x1 << 4);
37 /* set new register values all at once, and wait for lock */
38 CLKMD = new_clkmd;
39 while (((*CLKMD & 0x1) == 0)
40
41 #define FTV_CNT 33
42 #define FS 48000
43
44 /* IF.asm */
45 short ifRecvCount();
46 void ifRecv(short *, short , short );
47 void ifRecvSetup(short *, short );
48 short ifRecvLinearize();
49 void ifSend(short *, short , short );
50 void ifSendSetup(short *, short );
51 /* UART.c */
52 void uartSetup(short *, int , short *, int , int );
53 short uartRecvCount();
54
55 A-1
void uartRecv(short *, short, short);
short uartSendCount();
void uartSend(short *, short, short);

/* ofdm.c */
void packBytes(DATA *bytes, DATA *symbols);
void packSymbols(DATA *, DATA *symbols);
void sendSymbols(DATA *symbols);
void recvSymbols(DATA *symbols);

unsigned long ComputeFTV(unsigned long, unsigned long);

/* corr3.asm */
DATA corr3(DATA x, DATA y, int length);

#define AIBUF_SIZE 0x3000 //8192
#define AOBUF_SIZE 0x3000 //4096
#define UIBUF_SIZE 2048
#define UOBUF_SIZE 2048

#define N 32 /* # symbols in frame, must have integer number of BPS - symbols */
#define BLS 20 /* baseline - shift - number of bins to discard at the bottom of the fft */
#define FFT_LEN 1024 /* # samples in frame, must be >= 2*N+2 */
#define BPS 4 /* bits per symbol, must be 4 */
#define BPF (N*BPS/8) /* bytes per frame, must be multiple of 4 */
#define CKS 70 /* clock safety factor, must be > 0 */
#define MAX_FR 20 /* max number of frames in packet, must be <= 1 */
#define HDAGG 1 /* header aggressiveness */

#pragma DATA SECTION(aicInput, "aicinput")
#pragma DATA ALIGN(aicInput, 2)
#pragma DATA SECTION(aicOutput, "buffers")
#pragma DATA ALIGN(aicOutput, 2)
#pragma DATA SECTION(uartInput, "buffers")
#pragma DATA ALIGN(uartInput, 2)
#pragma DATA SECTION(uartOutput, "buffers")
#pragma DATA ALIGN(uartOutput, 2)

DATA aicInput[AIBUF_SIZE+FFT_LEN+2], aicOutput[AOBUF_SIZE];
DATA uartInput[UIBUF_SIZE], uartOutput[UOBUF_SIZE];

/* QAM16 encoding */
/*
construct a grey-coded qam constellation with the number of bits set in each word following:
0 1 2 1
1 2 3 2
2 3 4 3
1 2 3 2
and we get:
0000 0001 1001 1000
0010 0011 1011 1010
0110 0111 1111 1110
0100 0101 1101 1100
*/
DATA QAM16GCr[16] = {-3, -1, -3, -1, -3, -1, 3, 1, 3, 1, 3, 1, 3, 1, 3, 1},
QAM16GCi[16] = {3, 3, 1, 1, -3, -3, -1, -1, 3, 3, 1, 1, -3, -3, -1, 1},
QAM16GCd[16] = {8, 10, 14, 12, 9, 11, 15, 13, 1, 3, 7, 5, 0, 2, 6, 4};

#define XDT1 0x4000 /* must be in decreasing order */
#define XDT2 0
#define YDT1 0
#define YDT2 0
#define YDT3 0
#define CONS 40

/* globals --- use may vary depending on tx/rx */
DATA chanAdjMat[N][4];
DATA syms[2*(GDI+FFT_LEN)];
DATA bfs[2*FFT_LEN];
DATA newBuf[2*(FFT_LEN+GD1)];
#define CONS 40
DATA constl [CONS] [CONS];

DATA otp [BPF];
DATA temp [2x N];
DATA BURST PR [2x N];
DATA CHANNEL [2x N];
DATA failcnt;
short bfd;
DATA gr, gs, corout, *dptr;
LDATA cor, corval;
LDATA corsr, corsr2;

extern unsigned long ftvR, ftvS, DDSaccumR, DDSaccumS;

/* 256 value sine table */
signed SineTable[256] = {
    0,  804, 1608, 2410, 3212, 4011, 4808, 5602,
    6393, 7179, 7962, 8739, 9512, 10278, 11039, 11793,
    12539, 13279, 14010, 14732, 15446, 16151, 16846, 17530,
    18204, 18868, 19519, 20159, 20787, 21403, 22005, 22594,
    23170, 23731, 24279, 24811, 25329, 25832, 26319, 26790,
    27245, 27683, 28105, 28510, 28898, 29268, 29621, 29956,
    30273, 30571, 30852, 31113, 31356, 31580, 31785, 31971,
    32137, 32285, 32412, 32521, 32609, 32678, 32728, 32757,
    32767, 32757, 32728, 32678, 32609, 32521, 32412, 32285,
    32137, 31971, 31785, 31580, 31356, 31113, 30852, 30571,
    30273, 29956, 29621, 29268, 28898, 28510, 28105, 27683,
    27245, 26790, 26319, 25832, 25329, 24811, 24279, 23731,
    23170, 22594, 22005, 21403, 20787, 20159, 19519, 18868,
    18204, 17530, 16846, 16151, 15446, 14732, 14010, 13279,
    12539, 11793, 11039, 10278, 9512, 8739, 7962, 7179,
    6393, 5602, 4808, 4011, 3212, 2410, 1608, 804,
    0,   -804, -1608, -2410, -3212,  -4011, -4808, -5602,
    -6393, -7179, -7962, -8739, -9512, -10278, -11039, -11793,
    -12539, -13279, -14010, -14732, -15446, -16151, -16846, -17530,
    -18204, -18868, -19519, -20159, -20787, -21403, -22005, -22594,
    -23170, -23731, -24279, -24811, -25329, -25832, -26319, -26790,
    -27245, -27683, -28105, -28510, -28898, -29268, -29621, -29956,
    -30273, -30571, -30852, -31113, -31356, -31580, -31785, -31971,
    -32137, -32285, -32412, -32521, -32609, -32678, -32728, -32757,
    -32767, -32757, -32728, -32678, -32609, -32521, -32412, -32285,
    -32137, -31971, -31785, -31580, -31356, -31113, -30852, -30571,
    -30273, -29956, -29621, -29268, -28898, -28510, -28105, -27683,
    -27245, -26790, -26319, -25832, -25329, -24811, -24279, -23731,
    -23170, -22594, -22005, -21403, -20787, -20159, -19519, -18868,
    -18204, -17530, -16846, -16151, -15446, -14732, -14010, -13279,
    -12539, -11793, -11039, -10278, -9512, -8739, -7962, -7179,
    -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804,
};

/* for data-send timeout */
void resetTimer(void)
{
    TCR0 = T_TSS | T_TLB | T_FREE | T_ARB; // stop, load, enable reload
    PRSCO = (8 - 1) * 0x0041; // prescaler set to 1
    PRD0 = 0xFFFF; // initialize to max count
    TCR0 = TCR0 & (~ (T_TSS | T_TLB)); // clear loading and start counting
}

/* OFDM main loop, performs tx and rx */
void main(void)
{
    unsigned short i, j, ii, mask;
    short junk, rxMode, txMode;
    unsigned long rsd, rmd, rsc;
    unsigned short send_prog, send_count;
    unsigned short recv_prog, recv_count;
    short majCntL, majCntH;
    short buf[10];
    unsigned long cc;
    unsigned input;
    unsigned long ramped = 0x3000000;

    /* initialize CPU clock speed */
CPUInit(25, 2);

/* initialize send timer */
resetTimer();

/* initialize codec using setup_codec.c */
ifRecvSetup(sinInput, AIBUF_SIZE);
ifSendSetup(aicOutput, AOBUF_SIZE);
setup_codec();
McBSP_Send(1, 8*0x0200+0x0019);
startup();

/* initialize serial uart using UART2support.c */
uartSetup(uartInput, UIBUF_SIZE, uartOutput, UOBUF_SIZE, 2/12*);

failcnt = 0;
buf = 0;
corval = 400;

/* build QAM-16 grey-coded table */
for (i = 0; i < 16; i++)
{
    QAM16GCr[i] = QAM16GCr[i] << 13;
    QAM16GCi[i] = QAM16GCi[i] << 13;
}

srand(11);

/* create burst and channel estimation frames */
for (i = 0; i < N; i++)
{
    if (i < 16)
    {
        BURST_FR[2*i] = rand()/2; //1<<(<(i%16);
        BURST_FR[2*i+1] = rand()/2;
    }
    else
    {
        BURST_FR[2*i] = 0;
        BURST_FR[2*i+1] = 0;
    }
    CHAN_DET[2*i] = QAM16GCr[i%16];
    CHAN_DET[2*i+1] = QAM16GCi[i%16];
}

for (i = 0; i < BPF; i++)
otp[i] = rand()&0xFF;

/* must implement band-pass filtering before changing this upmixing value */
ftvR = ftvS = ComputeFTV(0, 48000);
DDSaccumR = DDSaccumS = 64<<24;

/* set up burst frame for correlation against */
packSymbols(BURST_FR, syms);
cifft(syms, FFT_LEN, SCALE);
cbrev(syms, syms, FFT_LEN);
for (i = 0; i < FFT_LEN; i++)
    bfs[i] = 40*syms[i*2];
gs = corr3(bfs, bfs, FFT_LEN);

/* start processing */
enableInterrupts();

rxMode = txMode = 1;
rdm = rsd = rsc = 0;
i = 0;
while (1)
{
    /*if (rdm > 2*rsd & rmd > 100000)
    mode = 2;
    else if (2*rsd > rmd & rsd > 100000)
    mode = 1;*/
}

/* tx */
if (txMode == 1 & uartRecvCount())
{
    rsd = TIM0;
txMode = 2;
goto RX;
}

if (txMode == 2 && (rsd-TIMO >= 10000 || uartRecvCount() >= 4*BPF))
{
  txMode = 3;
goto RX;
}

if (txMode == 3)
{
  /* send frame for synchronization */
  packSymbols(BURST_FR, syms);
cfft(syms, FFT_LEN, SCALE);
cbrev(syms, syms, FFT_LEN);
  for (i = 0; i < FFT_LEN; i++)
    syms[2*i] = 10;
  ifSend(syms, FFT_LEN, 2);
  txMode = 4;
goto RX;
}

if (txMode == 4)
{
  /* send frame for channel estimation */
  packSymbols_CHANDET, syms);
  sendSymbols(syms);
  txMode = 5;
goto RX;
}

if (txMode == 5)
{
  /* send number of bytes to expect (repeated in frame) */
  send_count = uartRecvCount();
  if (send_count > MAX_FR*BPF)
    send_count = MAX_FR*BPF;
  send_prog = 0;
  for (i = 0; i < BPF/2; i++)
  {
    temp[2*i] = (send_count >> 8) & 0xFF;
    temp[2*i] ^= otp[2*i];
    temp[2*i+1] = send_count & 0xFF;
    temp[2*i+1] ^= otp[2*i+1];
  }
  packBytes(temp, syms);
  sendSymbols(syms);
  txMode = 6;
goto RX;
}

if (txMode == 6)
{
  /* send each frame */
  if (send_count - send_prog < BPF)
  {
    uartRecv(temp, send_count - send_prog, 1);
    ii = BPF;
    i = send_count - send_prog;
    //for (i = send_count - send_prog; i < BPF; i++)
    while (1) /* compiler bug */
      {
        temp[i] = rand();
        if (i >= BPF)
          break;
        i++;
      }
  }
  else
    uartRecv(temp, BPF, 1);
packBytes(temp, syms);
sendSymbols(syms);
send_prog += BPF;

if (send_prog >= send_count)
{
    rsd = 0;
txMode = 1;
}
goto RX;

RX:

/* rx */
if (rxMode == 1 && ifRecvCount() > 2*FFT_LEN)
{
    /* detect bf */
    while (1)
    {
        if (ifRecvCount() < FFT_LEN)
            break;
        dptr = ifRecvLinearize(FFT_LEN);
        // disable interrupts();
        corout = corr3(bfs, dptr, FFT_LEN);
        // enable interrupts();
        // disable interrupts();
        gr = corr3(dptr, dptr, FFT_LEN);
        // enable interrupts();
corsqr = (long)corout*corout;
        if (gr)
        {
            corsqr2 = (corsqr)/gr;
            cor = (corsqr2<<10)/gs;
        }
        else
            cor = 0;

        if (cor > corval)
        {
            rmd = TIM0;
            // ifRecvDiscard(FFT_LEN+GDI>>1);
            ifRecv(syms, FFT_LEN, 2);
            rxMode = 2;
            break;
        }
        else
        {
            ifRecv(syms, 10, 1);
            // ifRecvDiscard(10);
        }
    }

    goto TX;
}

if (rxMode == 2 && *(rmd-TIM0 >= 10000) && ifRecvCount() > 2*(FFT_LEN+GDI))
{
    /* process channel estimation frame */
    recvSymbols(syms);

    ii=N; /* compiler bug */
    for (i = 0; i < ii; i++)
    {
        DATA ths, th, angle;
        /* use the matrix */
        cos ths  sin ths  *  cos th  -sin th  *  g
        sin ths  cos ths  * -sin th  cos th  *  g
        where th = atan2(re, im)
        ths = atan2(res, ims)
        and
        g = (res^2+ims^2)^0.5/(re^2+im^2)^0.5
        which is equivalent to
[ res  ims ] * [ re - im ] / ( re^2+im^2)

ims res ] [ -im re ]

*/
re = sym{2*(GDI-CKS)+2*i+2*BLS};
im = sym{2*(GDI-CKS)+2*i+2*BLS+1};
res = CHAN\_DET[2*i];
ims = CHAN\_DET[2*i+1];
g = (((long)res*res+(long)ims*ims)/((long)re*re+(long)im*im))>10; /*
Q5.10*/

sqrt_{16}(kg, &g, 1);
g = (((long)g) * 181)>>10; /*sqrt(2.15)*2^15, result is in Q5.10*/

atan2_{16}(kims, &res, &ths, 1);
atan2_{16}(kim, &re, &th, 1);
angle=(ths-th)/(256)+256;
chanAdjMat[i][0] = (((long)SineTable[(angle+64)&0xFF]>>5)g)>>10;
chanAdjMat[i][1] = (((long)SineTable[(angle&0xFF]>>5)g)>>10;
chanAdjMat[i][2] = (((long)SineTable[(angle&0xFF]>>5)g)>>10;
chanAdjMat[i][3] = (((long)SineTable[(angle+64)&0xFF]>>5)g)>>10;

rxMode = 3;
goto TX;
}

if (rxMode == 3 & iRecvCount() > 2*(FFT\_LEN+GDI))
{
    /* process number of bytes sent */
    recvSymbols(syms);
    unpackBytes(temp, syms);
    recv\_count = 0;
    recv\_prog = 0;
    for (i = 0; i < BPF; i++)
        temp[i] ^= otp[i];
    for (j = 0; j < 8; j++)
        { /* majority function */
            majCntL = 0;
            majCntH = 0;
            mask = (1 << j);
            for (i = 0; i < BPF/2; i++)
                { if (temp[2*i] & mask)
                    majCntH++;
                    if (temp[2*i+1] & mask)
                        majCntL++;
                }
            if (majCntH >= (BPF/4+HD\_AGG))
                recv\_count += mask << 8;
            else if (majCntH <= (BPF/4-4\_HD\_AGG))
                ;
            else
                { failcnt++;
                    rxMode = 1;
                    goto fail;
                }
            if (majCntL >= (BPF/4+4\_HD\_AGG))
                recv\_count += mask;
            else if (majCntL <= (BPF/4-4\_HD\_AGG))
                ;
            else
                { failcnt++;
                    rxMode = 1;
                    goto fail;
                }
        }
    else
        { failcnt++;
            rxMode = 1;
            goto fail;
        }
    if (recv\_count > 10)
        rxMode = 1;*/
    rxMode = 4;
fail:
    goto TX;
}
if (rxMode == 4 && recvCount() > 2 * (FFT_LEN + GDI)) {
    /* receive remaining data */
    recvSymbols(syms);
    unpackBytes(temp, syms);
    input = farpeek(dip_led);
    if (recv_count - recv_prog < BPF) {
        if (input & 0x10)
            uartSend(temp, recv_count - recv_prog, 1);
        else {
            ii = CONS;
            uartSend((char *)"\r\n", 22, 1);
            for (re = 0; re < ii; re++)
                uartSend(constl[re], CONS, 1);
            uartSend((char *)"\r\n", 2, 1);
            for (re = 0; re < ii; re++)
                constl[re][im] = ' ';
            rmd = 0;
            rxMode = 1;
        }
        else if (input & 0x10)
            uartSend(temp, BPF, 1);
        if (! (input & 0x10)) {
            ii = N;
            for (i = 0; i < ii; i++)
                { re = syms[2*(GDI-CKS)+2*i+2+BLS];
                  re = ((unsigned)re)/(0xFFFF/(CONS+2)); //+CONS/2;
                  im = syms[2*(GDI-CKS)+2*i+2+BLS+1];
                  im = ((unsigned)im)/(0xFFFF/(CONS+2)); //+CONS/2;
                  if (re < 0)
                      re = 0;
                  if (im < 0)
                      im = 0;
                  if (re >= CONS)
                      re = CONS-1;
                  if (im >= CONS)
                      im = CONS-1;
                  constl[re][im] = 'o';
                  /∗uartSend(temp, ltoa(syms[2*(GDI-CKS)+2*i+2+BLS]), (char*)temp), 1);∗/
                  uartSend((char *)"\r\n", 2, 1);
                  uartSend(temp, ltoa(syms[2*(GDI-CKS)+2*i+2+BLS]), (char*)temp), 1);
                  uartSend((char *)"\r\n", 2, 1); */
                }
        recv_prog += BPF;
        goto TX;
    }
}
 TX:    farpoke(dip_led, failcnt);
}

void packBytes(DATA *bytes, DATA *symbols) {
    //...
```c
void packSymbols(DATA s, DATA symbols)
{
    short i;

    /* sym[0] = sym[1] = 0; */
    for (i = N+1; i < FFT_LEN - N - 2; i++)
    
        symbols[2*i] = symbols[2*i+1] = 0;

    for (i = 0; i < 2*FFT_LEN; i++)
        symbols[i] = 0;

    for (i = 0; i < N/2; i++)
    

}

void sendSymbols(DATA symbols)
{
    short i;

    cfft(symbols, FFT_LEN, SCALE);
    cbrev(symbols, symbols, FFT_LEN);

    for (i = 0; i < FFT_LEN; i++)
        symbols[2*i] <<= 10;

    forSend(&symbols[2*(FFT_LEN-GDI)], GDI, 2);
    forSend(symbols, FFT_LEN, 2);
}

void unpackBytes(DATA bytes, DATA symbols)
{
    short i, re, im, rea, ima, xidx, yidx;

    for (i = 0; i < N/2; i++)
    
        re = symbols[2*(GDICKS)+4*i+2+BLS];

        im = symbols[2*(GDICKS)+4*i+2+BLS+1];

        rea = ((long)re)*chanAdjMat[2*i][0] + ((long)im)*chanAdjMat[2*i][1];

        ima = ((long)re)*chanAdjMat[2*i][2] + ((long)im)*chanAdjMat[2*i][3];

        symbols[2*(GDICKS)+4*i+2+BLS] = rea;

        symbols[2*(GDICKS)+4*i+2+BLS+1] = ima;

    /* identify symbol */
    if (rea > XDT1)
        xidx = 0;
    else if (rea > XDT2)
        xidx = 1;
    else if (rea > XDT3)
        xidx = 2;
    else
        xidx = 3;

    if (ima > YDT1)
        yidx = 0;
    else if (ima > YDT2)
        yidx = 1;
    else if (ima > YDT3)
        yidx = 2;
    else
        yidx = 3;

    bytes[i] = QAM6GDr[xidx*4 + yidx] << 4;

    re = symbols[2*(GDICKS)+4*i+2+BLS+2];

    im = symbols[2*(GDICKS)+4*i+2+BLS+3];

    rea = ((long)re)*chanAdjMat[2*i+1][0] + ((long)im)*chanAdjMat[2*i+1][1];
```
ima = ((long)re)*chanAdjMat[2*i+1][2] + ((long)im)*chanAdjMat[2*i+1][3];
symbols[2*(GDI+CKS)+i] = rea;
symbols[2*(GDI+CKS)+i+2*BLS+3] = ima;

/* identify symbol */
if (rea > XDT1) xidx = 0;
else if (rea > XDT2) xidx = 1;
else if (rea > XDT3) xidx = 2;
else xidx = 3;
if (ima > YDT1) yidx = 0;
else if (ima > YDT2) yidx = 1;
else if (ima > YDT3) yidx = 2;
else yidx = 3;
bytes[i] = QAM16Gc[xidx*4 + yidx];
}

void recvSymbols (DATA *symbols)
{
    short i;
    for (i = 0; i < GDI+FFT_LEN; i++)
        symbols[2*i+1] = 0;
    ifRecv(symbols, GDI+FFT_LEN, 2);
    for (i =0; i < 2*(GDI+FFT_LEN); i++)
        symbols[i] >>= 2; /*
    for (i = 0; i < 2*(FFT_LEN+GDI); i++)
        newBuf[i] = symbols[i];
    // disable interrupts();
    // cfft (symbols+2*(GDI-CKS), FFT_LEN, SCALE);
    // cbrev (symbols+2*(GDI-CKS), symbols+2*(GDI-CKS), FFT_LEN);
    cfft32 (newBuf+2*(GDI-CKS), FFT_LEN);
    cbrev32 (newBuf+2*(GDI-CKS), FFT_LEN);
    // enable interrupts();
    for (i = 0; i < 2*(FFT_LEN+GDI); i++)
        symbols[i] = newBuf[i];
}

// Function to compute 32 bit unsigned FTV value give f and fs
unsigned long ComputeFTV(unsigned long f, unsigned long fs)
{
    unsigned idx;
    unsigned long ftv = 0;
    for (idx = 0; idx < FTV_CNT; idx++)
        if (f >= fs) {
            ftv = (ftv<<1)+1;
            f -= fs;
        } else ftv <<= 1;
        f <<= 1;
    if (f >= fs) ftv += 1;
    return (ftv);
}

// DATA temp2[1024];
DATA corr_2(DATA *px,DATA *py,int length)
{
    int i;
    LDATA out = 0;
    for (i=0;i<length;i++)
    {
        *(temp2+i) = ((long) *(px+i)) * *(py+i);
    }
    out = 0;
    for (i=0;i<length;i++)
    {
        out = out + (*(temp2+i)>>8);
    }
    return out>>16;
}

*/

if.asm

; File name: IF.asm
; File name: AIC23int01.asm
; EECS 452 buffered AIC23 codec support for the C5510DSK
; 11Oct2003 .. initial version .. K. Metzger
; 11Apr2004 .. made small/large model independent .. KM
; 8Feb2005 .. move no_isr to its own file .. KM
; 24Nov2005 .. renamed fns, improved buffering .. EJW

.global _startup, _no_isr, _resetv, _int00
.global _DA_flag, _DA_flag
.global _ifRecv, _ifRecvCount, _ifSend, _ifSendCount, _ifRecvDiscard, _ifRecvLinearize
.global _ifRecvSetup, _ifSendSetup
.global _ftvR, _DDSaccumR, _ftvS, _DDSaccumS

.data

.bss  Mc2X_bufadr, 2, 1, 4 ; aligned
.bss  Mc2X_appbuf_off, 1
.bss  Mc2X_int_buf_off, 1
.bss  Mc2X_bufsize, 1
.bss  Mc2X_counter, 1
.bss  Mc2X_running_flag, 1
.bss  Mc2R_bufadr, 2, 1, 4 ; aligned
.bss  Mc2R_appbuf_off, 1
.bss  Mc2R_int_buf_off, 1
.bss  Mc2R_bufsize, 1
.bss  Mc2R_counter, 1
.bss  _ftvR, 2, 1, 2
.bss  _DDSaccumR, 2, 1, 2
.bss  _ftvS, 2, 1, 2
.bss  _DDSaccumS, 2, 1, 2

.text

.asg 0001100000000000b, myST0
.asg 0110100100000000b, myST1
.asg 1001000000000000b, myST2
.asg 0001000000000001b, myST3 : ROM access is enabled
Setup McBSP channel 2 codec interrupt support
for now assumes setupCodec() has been called

startup:
pshboth xar0
mov #resetv >> 8, ac0 ; get int vector address page
mov ac0, mmap(ipvd) ; set up DSP int address
mov ac0, mmap(ipph) ; set up host int address
amov #Mc2R_int, xar0 ; set up McB port 2 rcvr addr
amov #Mc2X_int, xar0 ; set up McB port 2 xmr addr
mov xar0, dbl( (resetv+0x60)/2 )
or #0x3000, mmap(ier0) ; clear McB interrupt flags
or #0x3000, mmap(ier0) ; enable McBTX and McBRX interrupts
mov #0,port(#0x3003) ; start McB transmitter running
popboth xar0
ret

; Support for codec interrupt driven data transfers

Mc2R_int:
psh mmap(st3,55)
psh mmap(T0)
psh mmap(T1)
psbboth xar0
psbboth xar1 ; pshboth ac0
mov #myST0,55, mmap(st0,55) ; now configure the machine
mov #myST1,55, mmap(st1,55)
mov #myST2,55, mmap(st2,55)
mov #myST3,55, mmap(st3,55)
run the DDS to get cos and sin values
mov dbl(#DDSaccumR), ac0 ; get DDS phase accumulator
add dbl(#stvR), ac0 ; add the frequency tuning value
mov ac0, dbl(#DDSaccumR) ; and update the accumulator
amov #SINE_TABLE, xar0 ; ac0 now points to sine table
mov hi(ac0<<8), mmap(t0) ; get top 8 bits of phase accumulator
and #0x00FF, t0 ; make sure it is 8-bit value
mov *ar0(t0), ac0 ; fetch sine value

; end of the DDS support
amov #0x3000000, xar1
mov #0x03, *ar1
amov #Mc2R_bufadr, xar1 ; get buffer address address
mov *ar1(Mc2R_counter-Mc2R_bufadr), T0 ; get # L&R values in buffer
mov *ar1(Mc2R_bufsize-Mc2R_bufadr), T1 ; get number allowed
cmp T0==T1, TC1 ; if equal full
bcs R2L.LA ; TCI ; branch if room
mov port(#0x3001), T0 ; clear the receive flag
b Mc2R_exit ; and exits...samples onto the floor
R2L.LA:
mov dbl(*ar1), xar0 ; get buffer address
add *ar1(Mc2R_int_bufoff-Mc2R_bufadr), ar0 ; and calculate where to place values
mov port(#0x3000), T0 ; get left value
r0, T0, ac0
mov t0, ac0
mov port(#0x3001), T0 ; get right value...and clear flag
mov T0, *ar0 ; and place into buffer
add #1, ar0 ; increment count of pairs present
mov port(0x3000), T0 ; place into buffer
add #1, T0 ; increment
cmp T0==T1, TC1 ; see if needs to be reset to buffer start
bcs R2L.LB ; !TC1 ; branch if not
mov #0, T0 ; reset to buffer start
R2L.LB:
mov T0, *ar1( Mc2R_int_bufoff-Mc2R_bufadr ) ; and update in memory

Mc2R_exit:
; Get count of samples currently in buffer
.ifRecvCount (void);

.pshboth xar3 ; use it , save it
.amov #Mc2R,bufadr,xar3 ; get in sample buffer address address
.mov *ar3(Mc2R,counter-Mc2R,bufadr),T0 ; get count of pairs in buffer
.popboth xar3
.ret

; Support to fetch codec sample values
.ifRecv (short *samples , short count , short stride);

.pshboth xar2 ; use it , save it
.pshboth xar3 ; use it , save it
.amov #Mc2R,bufadr,xar3 ; get in sample buffer address address

Mc2R:wait

.mov *ar3(Mc2R,counter-Mc2R,bufadr),T2 ; get count of pairs in buffer
.sub T0,T2
.bcc Mc2R:wait,T2<#0 ; wait if there aren't any
.mov dbl(*ar3),xar2 ; set up buffer address

.RCOPY:LOOP

.add #1,T0 ; increment
.cmp T0==T2,TC1 ; if equal need to reset to 0
.bcc R2_LA ,!TC1 ; branch if not equal
.mov T0,#0,T0 ; zero to start of buffer
.popboth xar2
.popboth xar3
.R2.LA:
.nop

RCOPY:LOOP:

.mov T0,*ar3(Mc2R_app,buf_off-Mc2R_buf adr) ; and update in memory
.popboth xar3
.popboth xar2
.ret

; short *ifRecvLinearize (short count):
.ifRecvLinearize:

.pshboth xar2 ; use it , save it
.amov #Mc2R,bufadr,xar3 ; get in sample buffer address address

RL:wait

.mov *ar3(Mc2R,counter-Mc2R,bufadr),T2 ; get count of pairs in buffer
.sub T0,T2
.bcc RL:wait,T2<#0 ; wait if there aren't any
.mov dbl(*ar3),xar2 ; set up buffer address

.mov *ar3(Mc2R,bufsize-Mc2R,bufadr),T1 ; get limiting value
.sub #1,*ar3(Mc2R,counter-Mc2R,bufadr) ; indivisible decrement of count
.add #1,T0 ; increment
.cmp T0==T1,TC1 ; if equal need to reset to 0
.bcc RL:wait,T1>=T0,TC1
bcc RL_END, TC1

sub T1, T0

mov *ar3(Mc2R_buf_addr-Mc2R_buf_size), T1 ; get limiting value
mov dbl(*ar3), xar2
mov xar2, xar3
add T1, ar2
sub #1, T0
mov T0, BRC0
rptb RL_END-1
mov *ar3+, *ar2+

RL_END:
amov #Mc2R_buf_addr, xar3 ; get in sample buffer address address
amov #Mc2R_buf_size, xar0
mov dbl(*ar0), xar0
add *ar3(Mc2R_app_buf_addr-Mc2R_buf_addr), ar0
popboth xar3
popboth xar2
ret

;iRecvSetup(+buffer, size);
iRecvSetup:
amov #Mc2R_buf_addr, xar1
mov xar0, dbl(*ar1) ; get the A/D in buffer address address
mov T0, *ar1(Mc2R_buf_addr-Mc2R_buf_size) ; get the L&R pair count
mov #0, *ar1(Mc2R_app_buf_addr-Mc2R_buf_addr) ; initialize application level buffer offset
mov #0, *ar1(Mc2R_int_buf_addr-Mc2R_buf_addr) ; initialize interrupt level buffer offset
mov #0, *ar1(Mc2R_counter-Mc2R_buf_addr) ; nothing present yet
ret

;iSendDiscard( short count );
iSendDiscard:
pshboth xar2 ; use it, save it
pshboth xar3 ; use it, save it
amov #Mc2R_buf_addr, xar3 ; get in sample buffer address address

IFRD_WAIT:
mov *ar3(Mc2R_counter-Mc2R_buf_addr), T2 ; get count of pairs in buffer
sub T0, T2
bcc IFRD_WAIT, T2<#0 ; wait if there aren't any
mov dbl(*ar3), xar2 ; set up buffer address
mov *ar3(Mc2R_app_buf_addr-Mc2R_buf_addr), T1 ; now update offset circularly
add T1, T0 ; increment
mov *ar3(Mc2R_buf_addr-Mc2R_buf_size), T2 ; get limiting value
cmp T1,=T2, TC1 ; if equal need to reset to 0
bcc IFRD_NOP, !TC1 ; branch if not equal
sub T2, T1

IFRD_NOP:
mov T1, *ar3(Mc2R_app_buf_addr-Mc2R_buf_addr) ; and update in memory
mov *ar3(Mc2R_counter-Mc2R_buf_addr), T1
sub T0, T1
mov T0, *ar3(Mc2R_counter-Mc2R_buf_addr) ; indivisible decrement of count
popboth xar3
popboth xar2
ret

; Support to fetch codec sample values
; void ifRecvDiscard( short count );
iRecvDiscard:
pshboth xar2 ; use it, save it
pshboth xar3 ; use it, save it
amov #Mc2R_buf_addr, xar3 ; get in sample buffer address address

A-14
: run the DDS to get cos and sin values

: mov dbl(#DDSaccumS), ac0 ; get DDS phase accumulator
: add dbl(#ftvS), ac0 ; add the frequency tuning value
: mov #SINE_TABLE, xar0 ; ac0 now points to sine table
: mov hi(ac0) << 8, t0 ; get top 8 bits of phase accumulator
: mov #0x00FF, t0 ; make sure it is 8-bit value
: mov ar0(t0), ac0 ; fetch sine value
: end of the DDS support

: mov #Mc2Xbufadr, xar1 ; get TX buffer address address
: mov dbl(#Mc2Xbufadr), xar0 ; get TX buffer address
: mov *ar1(Mc2Xcounter-Mc2Xbufadr), T0 ; get count of pairs present in buffer
: bcc #1,*ar1(Mc2Xcounter-Mc2Xbufadr) ; if none nothing to do
: sub #1, *ar1(Mc2Xcounter-Mc2Xbufadr) ; we will send a LR pair reducing the count
: mov *ar0(T0), T0 ; get L value from buffer
: cmp T0==0, TC1 ; if equal need to reset to 0
: bcc X2I LB, ! TC1 ; branch if not needed to reset to 0
: mov #0,T0 ; get the zero

: mov T0, port(#0x3002) ;
: mov #0,port(#0x3003) ;

: X2I LB:
: mov T0,*ar1(Mc2X_int_buf_off-Mc2Xbufadr) ; and update the value in memory
: mov #0,T0 ; get the zero

: mov #0, port(#0x3002) ;
: mov #0, port(#0x3003) ;

: X2I exit:
: ; popboth ac0
: popboth xar1
: popboth xar0
: pop mmap(T1)
: pop mmap(T0)
: pop mmap(st3_55)
: ; 6 nops stop remarks 99 and 100
: nop
: nop
: nop
: nop
: nop
: ret

; Get count of unused sample spots currently in buffer
: short ifSendCount(void);

ifSendCount:
: pshboth xar3 ; use it, save it
: mov #Mc2Xbufadr, xar3 ; get in sample buffer address address
: mov *ar3(Mc2Xbufsize-Mc2Xbufadr), T0 ; number of spaces available
: sub *ar3(Mc2Xcounter-Mc2Xbufadr), T0 ; number values present
: popboth xar3
: ret

; Application level function to send samples to DAC
: void ifSend(short *samples, short count, short stride);

ifSend:
: XL2LC:
: mov #Mc2Xbufadr,xar1 ; point to buffer address address
: mov *ar1(Mc2Xbufsize-Mc2Xbufadr), T2 ; number of spaces available
: sub *ar1(Mc2Xcounter-Mc2Xbufadr), T2 ; number values present
: cmp T2==0, TC1 ; see if they are equal
bcc XL2LC,TC1 ; wait if no room
mov dbl(*arl),xar2 ; get buffer address
;i;i;add *arl(Mc2Xappbuf_addr-Mc2Xbuf_addr),ar2
push T0
sub #1,T0
mov T0,brc0
mov *(ar1,Mc2Xbuf_size-Mc2Xbuf_addr),T2 ; number of spaces available
mov *(ar1,Mc2Xappbuf_addr-Mc2Xbuf_addr),T0
;i;i;add #1,T0 ; increment
rptb SCOPY_LOOP-1
mov *(ar0+T1),*ar2(T0) ; store left value into buffer
add #1,T0 ; increment
cmp T0==T2,TC1 ; may need to reset
bcc X2LB,TC1
mov #0,T0 ; put back to buffer start
X2LB
nop
SCOPY_LOOP:
bset intm ; disable interrupts
mov T0,*(ar1,Mc2Xbuf_addr); update the putting offset
pop T0
mov *(ar1,Mc2Xcount_addr-Mc2Xbuf_addr),T1
add T0,T1
mov T1,*(ar1,Mc2Xcounter-Mc2Xbuf_addr); increment count
mov *(ar1,Mc2Xrunningflag-Mc2Xbuf_addr),T0
bcc X2LA,T0!=0 ; branch if xmrtr running
intr #0xD ; trigger the interrupt if not
X2LA:
bclr intm ; reenable interrupts
X2_exit:
ret
; ifSendSetup(*buffer, size);

_ifSendSetup:

amov #Mc2Xbuf_addr,xar1 ; point to buffer address address
mov xar0,dbl(*arl) ; save address of L&R output buffer
mov T0,*(ar1,Mc2Xbuf_size-Mc2Xbuf_addr) ; save number of L&R pairs
mov #0,*(ar1,Mc2Xappbuf_addr-Mc2Xbuf_addr) ; initialize application level offset value
mov #0,*(ar1,Mc2Xintbuf_addr-Mc2Xbuf_addr) ; initialize interrupt level offset value
mov #0,*(ar1,Mc2Xcounter-Mc2Xbuf_addr) ; nothing in the buffer yet
mov #0,*(ar1,Mc2Xrunningflag-Mc2Xbuf_addr) ; and the TX is not going to interrupt us yet
ret

uart.c

/ * File name: UART.c
File name: UART2support.c

Buffered interrupt support for DSP Global UART board
on the TI C5510 DSK.

UART channel 2 only.
28Mar2004 ... initial version ... KM
29Mar2004 ... UART 2 int sup evolved from test code ... KM
24Nov2005 ... renamed fns, improved buffering ... EJW

#define FOREVER 1
#define UART 0x500200
#define THR (UART+0x00)
#define DLL (UART+0x00)
#define DLM (UART+0x02)
#define ISR (UART+0x04)
#define PCR (UART+0x04)
#define LCR (UART+0x06)
#define MCR (UART+0x08)
#define LSR (UART+0x0A)
#define MSR (UART+0x0C)
#define SPR (UART+0x0E)
#define IER0 ((unsigned long)0x00)
#define IFR0 ((unsigned long)0x01)
#define IVPD ((unsigned long)0x49)
#define IVPH ((unsigned long)0x4A)
#define INT0 0x0008
#define INT0_BIT 0x0004

interrupt void UART2int(void);
void resetv();
volatile int *U2RxAdr, U2RxSize, U2RxAOff, U2RxIOff, U2RxCount;
volatile int *U2TxAdr, U2TxSize, U2TxAOff, U2TxIOff, U2TxCount, U2TxStopped;
#define far_poke FarPoke
#define far.peek FarPeek

// Function to set up the UART channel buffered Rx and Tx support.
// Call prior to globally enabling the interrupt system.

The arguments are:

*inbuf A pointer to the receive (Rx) buffer.
nin The number of ints in the Rx buffer.
*outbuf A pointer to the transmit (Tx) buffer.
nout The number of ints in the Tx buffer.
RateDiv The rate divisor value baud rate is 230,400/RateDiv. For 38400 baud use a value of 6.

/*
void uartSetup(int *inbuf, int nin, int *outbuf, int nout, int RateDiv)
{
unsigned long resetloc;

// set up buffering support
U2RxAdr = inbuf;  // address of Rx buffer
U2RxSize = nin;   // size of Rx buffer
U2RxAOff = 0;    // application level Rx address offset
U2RxIOff = 0;    // interrupt level Rx address offset
U2RxCount = 0;   // count of characters in Rx buffer
U2TxAdr = outbuf; // address of Tx buffer
U2TxSize = nout; // size of Tx buffer
U2TxAOff = 0;   // application level TX address offset
U2TxIOff = 0;   // interrupt level TX address offset
U2TxCount = 0;  // count of characters in Tx buffer
U2TxStopped = 1;  // Tx waiting for a character to be sent

// set up interrupt vector and interrupt registers
resetloc = (long) resetv;
far_poke(IVPD, (unsigned)(resetloc >>8));
far_poke(IVPH, (unsigned)(resetloc >>8));
far_poke((resetloc >>1)+INT0, (unsigned)((unsigned long)UART2int>>16));
far_poke((resetloc >>1)+INT0+1, (unsigned)((unsigned long)UART2int));
far_poke(IER0, far.peek(IER0) | INT0_BIT);
far_poke(IFR0, INT0_BIT);

while (!(far.peek(ISR) & 0x1)) ;
}
#endif

// configure the UART channel 2
far_poke(LCR, 0x80); // access baud rate registers
far_poke(DLM, RateDiv>>8); // set baud rate divisor high byte

A-17
103  far_poke(DLL, RateDiv);       // set baud rate division low byte

105  // far_poke(LCR, 0xBF);        // access enhanced registers
106  // far_poke(ISR, 0xC0);        // use 8 data and 1 stop bit
107  far_poke(LCR, 0x03);          // use 8 data and 1 stop bit
109  far_poke(FCR, 0x0F);          // insure FIFOs are on
111  far_poke(ISR, 0xC0);          // have UART generate Rx and Tx interrupts
113  far_poke(MCR, 0x08);          // make UART int req outputs active
115  far_peek(RBR);                // clear receiver buffer

117  // configure the UART channel 2
119  far_poke(LCR, 0x80);          // access baud rate registers
121  far_poke(DLM, RateDiv>>8);    // set baud rate divisor high byte
123  far_poke(LCR, 0x07);          // use 8 data and 2 stop bits
125  far_poke(FCR, 0x00);          // insure FIFOs are off
127  far_poke(ISR, 0x60);          // initialize line status register
129  far_poke(MCR, 0x08);          // make UART int req outputs active
131  return;
133 }
135  
137  int uartRecvCount ()
138  {
139  return U2RxCount;
140  }
142  // Function to fetch characters from the Rx buffer
143  void uartRecv(short *buf, short count, short stride)
145  {
146   int i;
147   short *ptr = buf;
148   while (U2RxCount < count);     // wait if not enough characters present
149   for (i = 0; i < count; i++)
150     {  
151       *ptr = *(U2RxAdr+U2RxAOff);  // fetch character
152       if (++U2RxAOff >= U2RxSize) U2RxAOff = 0; // adv pointer cyclicly
153       ptr += stride;
154     }
155  disable_interrups();     // enter a critical section
156  U2RxCount -= count;      // reduce the number present
158  enable_interrups();      // exit the critical section
159  if ((U2RxCount < U2RxSize-400)
160      far_poke(MCR, far_peek(MCR)|0x02));
162  
164  short uartSendCount ()
165  {
166  return (U2TxSize - U2TxCount);
168  }
170  // Function to put characters into the Tx buffer
172  void uartSend(short *buf, short count, short stride)
175  {
176   int i;
177   short *ptr = buf;
179  

while ((U2TxSize−U2TxCount) < count)
  i; // wait if no room in the buffer
_disable_interrupts(); // enter a critical section
for (i = 0; i < count; i++)
  {
    if (U2TxStopped != 0) { // if Tx not running
      far_poke(THR, *ptr);
      far_poke(IER, far_poke(IER) | 0x0002); // reenable interrupt
      U2TxStopped = 0; // and note that is expected
    }
    else
      {
      *(U2TxAdr+U2TxIOff) = *ptr; // put character into buffer
      if (++U2TxIOff >= U2TxSize) U2TxIOff = 0; // and increase the count
      U2TxCount++;
      ptr += stride;
    }
  _enable_interruptions(); // exit the critical section
return;
  }
// ---------

// Interrupt handler for UART channel 2
int volatile U2Flag;
interrupt void UART2int(void)
  {
    while (1)
    {
      U2Flag = far_poke(ISR); // get the interrupt status value
      if ((U2Flag&0x0C) != 0) { // true if Rx interrupt
        while (far_poke(LSR) & 0x1)
          {
        *(U2RxAdr+U2RxIOff) = far_poke(RBR); // put character in Rx buffer
        if (++U2RxIOff >= U2RxSize) U2RxIOff = 0; // adv pointer cyclicly
        U2RxCount++;
        }
      }
      else if ((U2RxCount < U2RxSize−200) { // ignore if no room
        *(U2RxAdr+U2RxIOff) = far_poke(RBR); // put character in Rx buffer
        if (++U2RxIOff >= U2RxSize) U2RxIOff = 0; // adv pointer cyclicly
        U2RxCount++;
        }
      }
    }
else if ((U2Flag&0x02)! = 0) { // true if Tx interrupt
    if (U2TxCount == 0) { // true if no characters in Tx buffer
      U2TxStopped = 1; // so note that no future interrupt
      ///// far_poke(IER, far_poke(IER) | 0xFFFD); // and disable Tx interrupt requests
      }
    else { // otherwise have a character to send
      if (!U2TxStopped)
        /*/U2Flag = far_poke(MSR);*
      if (!(U2Flag & 0x10) || !(U2Flag & 0x20))
        {
          short i = 0;
        }
      else
        {
        far_poke(THR, *(U2TxAdr+U2TxIOff)); // so put into the Tx buffer
        if (++U2TxIOff >= U2TxSize) U2TxIOff = 0; // adv pointer cyclicly
        U2TxCount--; // reduce count present
      }
else if (U2Flag&0x1)
    break;
    //unsigned short i = far_peek(IER);
} else if (!((U2Flag&0x3F))
    /* MSR change */
    U2Flag = far_peek(MSR);
    /* if (U2Flag & 0x2)
    
    if (U2TxStopped)
        U2TxStopped = 0;
    else
        U2TxStopped = 1;
    //far_poke(IER, far_peek(IER)&0xFFFD);
    */
} 
else
    
    short i = 0;
    
    // else {
    //   while(0); // should never get here..but if we do, wait for help
    //   //}
    return;

    
    return;

unsigned short iii;
void ChErrors()
{
    unsigned long resetloc;
    
    resetloc = (long)resetv;
    iii = far_peek(LSR);
    if (iii & 0xE)
    {
        iii=far_peek(RBR);
    }
    iii = far_peek(IER);
    if (~iii & 0x03)
        iii=0;

    if (far_peek(IPPD) != (unsigned)(resetloc>>8))
        iii=far_peek(IPPD);
    if (far_peek(IPPH) != (unsigned)(resetloc>>8))
        iii=far_peek(IPPH);
    if (far_peek((resetloc>>1)+INT0) != (unsigned)((unsigned long)UART2INT>>16))
        iii=far_peek((resetloc>>1)+INT0);
    if (far_peek((resetloc>>1)+INT0+1) != (unsigned)((unsigned long)UART2INT&0xFFFF))
        iii=far_peek((resetloc>>1)+INT0+1);
    iii = far_peek(IER0); //, far_peek(IER0)|INT0_BIT);
    if (far_peek(IFR0) != INT0_BIT)
        iii=far_peek(IFR0);
}

corr.asm


DATA +h,
DATA +r,
ushort nr,
ushort nh)

; Copyright Texas instruments Inc., 2000
*******************************************************************************

.ARMS=0f
.CPL=0

mmregs ; enable mem mapped register names

; Stack frame
RET_ADDR_SZ .set 1 ; return address
REG_SAVE_SZ .set 0 ; save-on-entry registers saved
FRAME_SZ .set 0 ; local variables
ARG_BLK_SZ .set 0 ; argument block

PARAM_OFFSET .set ARG_BLK_SZ + FRAME_SZ + REG_SAVE_SZ + RET_ADDR_SZ

; Register usage

; ; ; . asg AR0, x_ptr ; linear pointer
; ; ; . asg AR1, h_ptr ; circular pointer
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; }
87 . asg 1001000000000000 b, my\_ST2\_55
88 . asg 0001000000000010 b, my\_ST3\_55 ; ROM access is enabled
89
90    mov #my\_ST0\_55, mmap(st0\_55) ; now configure the machine
91    mov #my\_ST1\_55, mmap(st1\_55)
92    mov #my\_ST2\_55, mmap(st2\_55)
93    mov #my\_ST3\_55, mmap(st3\_55)
94
95    BSET M40
96    BCLR FRCT
97    BCLR SATD
98    BCLR CARRY
99    BCLR SATA
100   BCLR SMUL
101   BSET SXMD
102
103   NOP
104   NOP
105   NOP
106   NOP
107   NOP
108   NOP
109   NOP
110   NOP
111   NOP
112   NOP
113   NOP
114   NOP
115   NOP
116   NOP
117
118 ; Setup passed parameters in their destination registers
119 ; Setup circular/linear CPD/ARx behavior

120
121 ; x pointer - passed in its destination register, need do nothing
122 ; h pointer - setup
123
124 ; ; ; ; ; ; ;MOV mmap(AH1), h\_base ; base address of h[]
125 ; ; ; ; ; ; ;SUB #1, T1, h\_ptr ; h\_ptr = nh-1 (end of h[])
126 ; ; ; ; ; ; ;mov #0, h\_ptr
127
128 ; ; ; ; ; ; ;MOV mmap(T1), h\_sz ; coefficient array size
129
130 ; r pointer - passed in its destination register, need do nothing
131 ; Set circular/linear ARx behavior
132
133 ; ; ; ; ; ; ;;MOV #ST2mask, mmap(ST2\_55) ; configure circular/linear pointers
134
135
136 ; Setup loop counts
137
138 ; ; ; ; ; ; ;SUB #1, T0 ; T0 = nr - 1
139 ; ; ; ; ; ; ;MOV T0, outer\_cnt ; outer loop executes nr times
140 ; ; ; ; ; ; ;SUB #3, T1, T0 ; T0 = nh - 3
141 ; ; ; ; ; ; ;MOV T0, inner\_cnt ; inner loop executes nh-2 times
142
143 ; Compute last iteration input pointer offsets
144
145 ; ; ; ; ; ; ;SUB #2, T1 ; T1 = nh-2, adjustment for x\_ptr
146
147
148 ; Start of outer loop
149
150 ; ; ; ; ; ; ; ;;RPTBLOCAL loop1 - ; start the outer loop
151
152 ; 1st iteration
153
154 ; mov #0,AC0
155 ; ; ; ; ; ; ; ;mpy ac0, ac0
156 ; ; ; ; ; ; ; ;MPYM *x\_ptr+, *h\_ptr+, AC0
157 ; ; ; ; ; ; ; ;SFTS AC0,#-8
inner loop

<table>
<thead>
<tr>
<th>RPT inner cnt</th>
</tr>
</thead>
<tbody>
<tr>
<td>MACM</td>
</tr>
</tbody>
</table>

:: BCLR ACOV0
:: BCLR ACOV1
:: RPTBLOCAL looppp - 1

:: mov x ptr+, AC1
:: mov AC1, T1
:: mov h ptr+, AC1
:: SFTS ac1, # - 4
:: SFTS ac1, # - 4
:: MPYM40 mmap(T1), AC1, AC1
:: MPYM40 x ptr+, h ptr+, AC2
:: MPYM x ptr+, h ptr+, AC1
:: SFTS AC2, # - 8
:: add AC2, AC0
:: MOV AC2, AC3
:: abs AC2
:: SFTS AC2, # - 24
:: AND # 256, AC2
:: mov AC2, T0
:: cmp mmap(T0) == # 0, TC1
:: BOC ASDF2, TC1
:: NOP
:: ASDF2:
:: NOP
:: looppp:
::; last iteration has different pointer adjustment and rounding
:: MACMR * (x ptr - T1, h ptr+, AC0
:: mov AC0, AC1
:: SFTS AC0, # - 7
:: store result to memory
:: ROUND AC0
:: MOV hi(AC0), T0 ; store Q15 result to memory
:: abs T0, T1
:: AND # 256, T1, T1
:: CMP mmap(T1) == # 0, TC1
:: BOC ASDF, TC1
:: NOP
:: ASDF:
::; loop1:
::; end of outer loop
:: Check if overflow occurred, and setup return value
:: MOV # 0, oflag ; clear oflag
:: XCCPART check1, overflow(AC0) ; clears ACOV0
:: ; | MOV # 1, oflag ; overflow occurred
::; check1:
:: Restore status regs to expected C-convention values as needed
:: BCLR FRCT ; clear FRCT
:: ; ; ; ; ; ; ; ; ; ; ; ; AND # 0FE00h, mmap(ST2, 55) ; clear CDPLC and AR[7 - 0]LC
:: BSET ARMS ; set ARMS
:: ; Restore any save-on-entry registers that are used
:: POP mmap(ST3, 55)
:: POP mmap(ST2, 55)
:: POP mmap(ST1, 55)
:: POP mmap(ST0, 55)
:: BSET INTM
Deallocate the local frame and argument block.

\[ SP = SP + \#(ARGBLOCKSZ + FRAMESZ + REGSAVESZ) \]

- not necessary for this function (the above is zero).

; Return to calling function

RET ; return to calling function

; End of file

ofdm.cmd

="/** LINKER command file for EECS 452 C5510DSK memory map. */
Small memory model — Version 1.0 25 Jul 2003 KM
Added large pages — Version 1.01 18 Nov 2003 KM
 */

Appears to work ok for large memory model as well.
Linke represents addresses and allocations using 8-bit bytes!!!!!!

-stack 0x2000 /* Primary stack size . fills one 8KB block */
-sysstack 0x1000 /* Secondary stack size . fills one half 8KB block */
-heap 0x2000 /* Heap area size . fills one 8KB block */
-c /* Use C linking conventions: auto-init vars at runtime */
u /* Reset /* Force load of reset interrupt handler */

MEMORY
{

PAGE 0: /* ------ Unified Program/Data Address Space ------ */

MMRJSVD : origin = 0x0000000 , length = 0x0000BF /* 192 bytes MMR reserved */
VECT (RWIX) : origin = 0x0001000 , length = 0x000100 /* 256 byte interrupt vector */
DARAM (RWIX) : origin = 0x0002000 , length = 0x00FD00 /* almost 64KB of DARAM */
SARAM0 (RWIX) : origin = 0x0010000 , length = 0x001000 /* 64KB of SARAM */
SARAM1 (RWIX) : origin = 0x0020000 , length = 0x002000 /* 128KB of SARAM */
SARAM2 (RWIX) : origin = 0x0040000 , length = 0x004000 /* 64KB of SARAM */
SDRAM0 (RWIX) : origin = 0x0050000 , length = 0x001000 /* 64KB of SDRAM */
SDRAM1 (RWIX) : origin = 0x0060000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM2 (RWIX) : origin = 0x0080000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM3 (RWIX) : origin = 0x00A0000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM4 (RWIX) : origin = 0x00C0000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM5 (RWIX) : origin = 0x00E0000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM6 (RWIX) : origin = 0x0100000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM7 (RWIX) : origin = 0x0120000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM8 (RWIX) : origin = 0x0140000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM9 (RWIX) : origin = 0x0160000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM10 (RWIX) : origin = 0x0180000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM11 (RWIX) : origin = 0x01A0000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM12 (RWIX) : origin = 0x01C0000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM13 (RWIX) : origin = 0x01E0000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM14 (RWIX) : origin = 0x0200000 , length = 0x002000 /* 128KB of SDRAM */
SDRAM15 (RWIX) : origin = 0x0220000 , length = 0x002000 /* 128KB of SDRAM */
FLASH : origin = 0x400000 , length = 0x800000
VECS (RIX) : origin = 0x0ffff00 , length = 0x000100 /* 256-byte int vectors */

40

SECTIONS
{

.text > SARAM0 PAGE 0 /* Code */

/* These sections must be on same physical memory page */
/* when small memory model is used */

.data > DARAM PAGE 0 /* Initialized vars */
.bss > DARAM PAGE 0 /* Global & static vars */
.const > DARAM PAGE 0 /* Constant data */
.sysmem > DARAM PAGE 0 /* Dynamic memory (malloc) */
.stack > DARAM PAGE 0 ALIGN = 0x2000 /* Primary system stack */
.sysstack > DARAM PAGE 0 ALIGN = 0x2000 /* Secondary system stack */
.cio > SARAM0 PAGE 0 /* C I/O buffers */

A-24
These sections may be on any physical memory page */
/* when small memory model is used */
.switch > SARAM0 PAGE 0 /* Switch statement tables */
.cinit > SARAM0 PAGE 0 /* Auto-initialization fn tables */
.vectors > VECT PAGE 0 /* Interrupt vectors */
buffers > SDRAM1 PAGE 0
buffers2 > SDRAM2 PAGE 0
aicinput > SDRAM3 PAGE 0
/* Allocate pages in SARAM for when using large memory model */
SARAMA > SARAM0 PAGE 0
SARAMB > SARAM1 PAGE 0
SARAMC > SARAM2 PAGE 0 */
/* Allocate pages in SDRAM for when using large memory model */
SDRAMA > SDRAM0 PAGE 0 /* 32K word page */
SDRAMB > SDRAM1 PAGE 0 /* 64K word page */
SDRAMC > SDRAM2 PAGE 0 /* 64K word page */
SDRAMD > SDRAM3 PAGE 0 /* 64K word page */
SDRAME > SDRAM4 PAGE 0 /* 64K word page */
SDRAMF > SDRAM5 PAGE 0 /* 64K word page */
SDRAMG > SDRAM6 PAGE 0 /* 64K word page */
SDRAMH > SDRAM7 PAGE 0 /* 64K word page */
SDRAMI > SDRAM8 PAGE 0 /* 64K word page */
SDRAMJ > SDRAM9 PAGE 0 /* 64K word page */
SDRAMK > SDRAM10 PAGE 0 /* 64K word page */
SDRAML > SDRAM11 PAGE 0 /* 64K word page */