www.pudn.com > brent_kung_add.rar > brent_kung_add.gise, change:2016-06-27,size:13582b


<?xml version="1.0" encoding="UTF-8" standalone="no" ?> 
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema"> 
 
  <!--                                                          --> 
 
  <!--             For tool use only. Do not edit.              --> 
 
  <!--                                                          --> 
 
  <!-- ProjectNavigator created generated project file.         --> 
 
  <!-- For use in tracking generated file and other information --> 
 
  <!-- allowing preservation of process status.                 --> 
 
  <!--                                                          --> 
 
  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. --> 
 
  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version> 
 
  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="brent_kung_add.xise"/> 
 
  <files xmlns="http://www.xilinx.com/XMLSchema"> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA_isim_beh.exe"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA_isim_beh.exe"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TOP_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bec4_isim_beh.exe"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bec5_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bkppa.cmd_log"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bkppa.lso"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bkppa.ngr"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa.prj"/> 
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bkppa.stx"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bkppa.syr"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bkppa.xst"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa_2bit.prj"/> 
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bkppa_2bit.stx"/> 
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bkppa_2bit.xst"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bkppa_2bit_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa_2bit_stx_beh.prj"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bkppa_3bit_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa_3bit_stx_beh.prj"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bkppa_4bit_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa_4bit_stx_beh.prj"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bkppa_5bit_isim_beh.exe"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bkppa_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa_stx_beh.prj"/> 
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bkppa_summary.html"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bkppa_test_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bkppa_test_stx_beh.prj"/> 
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_select.cmd_log"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_select.lso"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_select.ngc"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_select.ngr"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_select.prj"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_select.stx"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_select.syr"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_select.xst"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_select_beh.prj"/> 
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_select_envsettings.html"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_select_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="carry_select_isim_beh.wdb"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_select_stx_beh.prj"/> 
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_select_summary.html"/> 
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_select_xst.xrpt"/> 
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data.prj"/> 
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data.stx"/> 
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data.xst"/> 
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/> 
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_carry_select_isim_beh.exe"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="topcsla_bka_isim_beh.exe"/> 
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/> 
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/> 
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/> 
  </files> 
 
  <transforms xmlns="http://www.xilinx.com/XMLSchema"> 
    <transform xil_pn:end_ts="1454516567" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1454516567"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456811518" xil_pn:in_ck="-6020801856864567695" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1456811518"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForInputs"/> 
      <status xil_pn:value="OutOfDateForOutputs"/> 
      <status xil_pn:value="InputChanged"/> 
      <status xil_pn:value="OutputChanged"/> 
      <outfile xil_pn:name="bkppa_2bit.v"/> 
      <outfile xil_pn:name="bkppa_3bit.v"/> 
      <outfile xil_pn:name="bkppa_4bit.v"/> 
      <outfile xil_pn:name="bkppa_test.v"/> 
      <outfile xil_pn:name="brntkngadd.v"/> 
      <outfile xil_pn:name="c_gp.v"/> 
      <outfile xil_pn:name="cgp.v"/> 
      <outfile xil_pn:name="data.v"/> 
      <outfile xil_pn:name="fa11.v"/> 
      <outfile xil_pn:name="l.v"/> 
      <outfile xil_pn:name="o.v"/> 
      <outfile xil_pn:name="pg.v"/> 
      <outfile xil_pn:name="q.v"/> 
      <outfile xil_pn:name="rca1.v"/> 
      <outfile xil_pn:name="sum.v"/> 
      <outfile xil_pn:name="top.v"/> 
    </transform> 
    <transform xil_pn:end_ts="1456806626" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5715790323757471895" xil_pn:start_ts="1456806626"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456806626" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7163131818686808779" xil_pn:start_ts="1456806626"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1454516567" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7539868078039755573" xil_pn:start_ts="1454516567"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForProperties"/> 
    </transform> 
    <transform xil_pn:end_ts="1456811519" xil_pn:in_ck="-6020801856864567695" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1456811518"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForInputs"/> 
      <status xil_pn:value="OutOfDateForPredecessor"/> 
      <status xil_pn:value="OutOfDateForOutputs"/> 
      <status xil_pn:value="InputChanged"/> 
      <status xil_pn:value="OutputChanged"/> 
      <outfile xil_pn:name="bkppa_2bit.v"/> 
      <outfile xil_pn:name="bkppa_3bit.v"/> 
      <outfile xil_pn:name="bkppa_4bit.v"/> 
      <outfile xil_pn:name="bkppa_test.v"/> 
      <outfile xil_pn:name="brntkngadd.v"/> 
      <outfile xil_pn:name="c_gp.v"/> 
      <outfile xil_pn:name="cgp.v"/> 
      <outfile xil_pn:name="data.v"/> 
      <outfile xil_pn:name="fa11.v"/> 
      <outfile xil_pn:name="l.v"/> 
      <outfile xil_pn:name="o.v"/> 
      <outfile xil_pn:name="pg.v"/> 
      <outfile xil_pn:name="q.v"/> 
      <outfile xil_pn:name="rca1.v"/> 
      <outfile xil_pn:name="sum.v"/> 
      <outfile xil_pn:name="top.v"/> 
    </transform> 
    <transform xil_pn:end_ts="1456811550" xil_pn:in_ck="-6020801856864567695" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4888052839263633923" xil_pn:start_ts="1456811519"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForInputs"/> 
      <status xil_pn:value="OutOfDateForProperties"/> 
      <status xil_pn:value="OutOfDateForPredecessor"/> 
      <status xil_pn:value="InputChanged"/> 
      <outfile xil_pn:name="carry_select_beh.prj"/> 
      <outfile xil_pn:name="carry_select_isim_beh.exe"/> 
      <outfile xil_pn:name="fuse.log"/> 
      <outfile xil_pn:name="isim"/> 
      <outfile xil_pn:name="xilinxsim.ini"/> 
    </transform> 
    <transform xil_pn:end_ts="1456811771" xil_pn:in_ck="-5618119106652074835" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3025475444244945792" xil_pn:start_ts="1456811769"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForProperties"/> 
      <status xil_pn:value="OutOfDateForPredecessor"/> 
      <status xil_pn:value="OutOfDateForOutputs"/> 
      <status xil_pn:value="OutputChanged"/> 
      <outfile xil_pn:name="carry_select_isim_beh.wdb"/> 
      <outfile xil_pn:name="isim.cmd"/> 
      <outfile xil_pn:name="isim.log"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1456813216"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2316501302806268277" xil_pn:start_ts="1456813217"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3087957431664250365" xil_pn:start_ts="1456813217"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1456813217"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5715790323757471895" xil_pn:start_ts="1456813217"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1456813217"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813217" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2123083726272490105" xil_pn:start_ts="1456813217"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1456813439" xil_pn:in_ck="4027976108580640098" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7900126616203021274" xil_pn:start_ts="1456813325"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/> 
      <outfile xil_pn:name="carry_select.lso"/> 
      <outfile xil_pn:name="carry_select.ngc"/> 
      <outfile xil_pn:name="carry_select.ngr"/> 
      <outfile xil_pn:name="carry_select.prj"/> 
      <outfile xil_pn:name="carry_select.stx"/> 
      <outfile xil_pn:name="carry_select.syr"/> 
      <outfile xil_pn:name="carry_select.xst"/> 
      <outfile xil_pn:name="carry_select_beh.prj"/> 
      <outfile xil_pn:name="carry_select_stx_beh.prj"/> 
      <outfile xil_pn:name="carry_select_xst.xrpt"/> 
      <outfile xil_pn:name="webtalk_pn.xml"/> 
      <outfile xil_pn:name="xst"/> 
    </transform> 
  </transforms> 
 
</generated_project>