www.pudn.com > v_ycrcb2rgb_v6_01_a.rar > v_ycrcb2rgb_v2_1_0.mpd, change:2012-12-05,size:11932b


#-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
#--
#-- This file contains confidential and proprietary information
#-- of Xilinx, Inc. and is protected under U.S. and
#-- international copyright and other intellectual property
#-- laws.
#--
#-- DISCLAIMER
#-- This disclaimer is not a license and does not grant any
#-- rights to the materials distributed herewith. Except as
#-- otherwise provided in a valid license issued to you by
#-- Xilinx, and to the maximum extent permitted by applicable
#-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#-- (2) Xilinx shall not be liable (whether in contract or tort,
#-- including negligence, or under any other theory of
#-- liability) for any loss or damage of any kind or nature
#-- related to, arising under or in connection with these
#-- materials, including for any direct, or any indirect,
#-- special, incidental, or consequential loss or damage
#-- (including loss of data, profits, goodwill, or any type of
#-- loss or damage suffered as a result of any action brought
#-- by a third party) even if such damage or loss was
#-- reasonably foreseeable or Xilinx had been advised of the
#-- possibility of the same.
#--
#-- CRITICAL APPLICATIONS
#-- Xilinx products are not designed or intended to be fail-
#-- safe, or for use in any application requiring fail-safe
#-- performance, such as life-support or safety devices or
#-- systems, Class III medical devices, nuclear facilities,
#-- applications related to the deployment of airbags, or any
#-- other applications that could lead to death, personal
#-- injury, or severe property or environmental damage
#-- (individually and collectively, "Critical
#-- Applications"). Customer assumes the sole risk and
#-- liability of any use of Xilinx products in Critical
#-- Applications, subject only to applicable laws and
#-- regulations governing limitations on product liability.
#--
#-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#-- PART OF THIS FILE AT ALL TIMES.

###################################################################
##
## Name     : v_ycrcb2rgb
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN v_ycrcb2rgb

## Peripheral Options
OPTION HDL = VHDL
OPTION IMP_NETLIST = TRUE
OPTION IPTYPE = PERIPHERAL
OPTION LAST_UPDATED = 14.1
OPTION RUN_NGCBUILD = TRUE
OPTION STYLE = HDL
OPTION USAGE_LEVEL = BASE_USER
OPTION DATASHEET_NAME = pg014_v_ycrcb2rgb
OPTION DESC = YCrCb to RGB Color-Space Converter
OPTION LONG_DESC = Converts YCrCb video to RGB video
OPTION IP_GROUP = Video and Image Processing:MICROBLAZE:ARM-A9
OPTION ARCH_SUPPORT_MAP = (spartan6t=PRODUCTION, spartan6=PRODUCTION, spartan6l=PRODUCTION, virtex6lx=PRODUCTION, virtex6sx=PRODUCTION, virtex6llx=PRODUCTION, virtex6lsx=PRODUCTION, virtex7=PRODUCTION, kintex7=PRODUCTION, artix7=PRE_PRODUCTION, zynq=PRE_PRODUCTION, virtex7l=PRODUCTION, kintex7l=PRODUCTION, artix7l=PRE_PRODUCTION)


## Bus Interfaces
BUS_INTERFACE BUS = S_AXI, BUS_STD = AXI, BUS_TYPE = SLAVE, ISVALID = (C_HAS_AXI4_LITE == 1)
BUS_INTERFACE BUS = S_AXIS_VIDEO, BUS_STD = AXIS, BUS_TYPE = TARGET
BUS_INTERFACE BUS = M_AXIS_VIDEO, BUS_STD = AXIS, BUS_TYPE = INITIATOR

## Generics for VHDL or Parameters for Verilog
PARAMETER C_HAS_AXI4_LITE = 1, DT = INTEGER, RANGE = (0, 1)
PARAMETER C_HAS_DEBUG = 0, DT = INTEGER, RANGE = (0, 1)
PARAMETER C_HAS_INTC_IF = 0, DT = INTEGER, RANGE = (0, 1)
PARAMETER C_S_AXIS_VIDEO_DATA_WIDTH = 8, DT = INTEGER, RANGE = (8, 10, 12, 16)
PARAMETER C_S_AXIS_VIDEO_FORMAT = 1, DT = INTEGER, RANGE = (1,2), VALUES = (1=YUV_444, 2=RGB)
PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH = 24, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_s_axis_tdata_width, ASSIGNMENT = UPDATE
PARAMETER C_M_AXIS_VIDEO_DATA_WIDTH = 8, DT = INTEGER, RANGE = (8, 10, 12, 16), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axis_data_width, ASSIGNMENT = UPDATE
PARAMETER C_M_AXIS_VIDEO_FORMAT = 2, DT = INTEGER, RANGE = (1,2), VALUES = (1=YUV_444, 2=RGB)
PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH = 24, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axis_tdata_width, ASSIGNMENT = UPDATE
PARAMETER C_ACTIVE_ROWS = 1080, DT = INTEGER, RANGE = (32:7680)
PARAMETER C_ACTIVE_COLS = 1920, DT = INTEGER, RANGE = (32:7680)
PARAMETER C_MAX_COLS = 1920, DT = INTEGER, RANGE = (32:7680), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_active_cols, ASSIGNMENT = UPDATE
PARAMETER C_MWIDTH = 23, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mwidth, ASSIGNMENT = UPDATE
PARAMETER C_COEF_RANGE = 2, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_coef_range, ASSIGNMENT = UPDATE
PARAMETER C_HAS_CLIP = 1, DT = INTEGER, RANGE = (0, 1), ISVALID = (Standard_Sel==12)
PARAMETER C_HAS_CLAMP = 1, DT = INTEGER, RANGE = (0, 1), ISVALID = (Standard_Sel==12)
PARAMETER RGBMAX = 255, DT = INTEGER, RANGE = (0:65535), TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER C_RGBMAX = 255, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_rgbmax, ASSIGNMENT = UPDATE
PARAMETER RGBMIN = 0, DT = INTEGER, RANGE = (0:65535), TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER C_RGBMIN = 0, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_rgbmin, ASSIGNMENT = UPDATE
PARAMETER YOFFSET = 0, DT = INTEGER, RANGE = (-65536:65535), TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER CBOFFSET = 0, DT = INTEGER, RANGE = (-65536:65535), TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER CROFFSET = 0, DT = INTEGER, RANGE = (-65536:65535), TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER C_ROFFSET = 0, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_roffset, ASSIGNMENT = UPDATE
PARAMETER C_GOFFSET = 0, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_goffset, ASSIGNMENT = UPDATE
PARAMETER C_BOFFSET = 0, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_boffset, ASSIGNMENT = UPDATE
PARAMETER ACOEF = 0.299, DT = REAL, TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER BCOEF = 0.114, DT = REAL, TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER CCOEF = 0.713, DT = REAL, TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER DCOEF = 0.564, DT = REAL, TYPE = NON_HDL, ISVALID = (Standard_Sel==12)
PARAMETER C_ACOEF = 19595, DT = INTEGER, RANGE = (-131072:131071), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_acoef, ASSIGNMENT = UPDATE
PARAMETER C_BCOEF = 7471, DT = INTEGER, RANGE = (-131072:131071), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_bcoef, ASSIGNMENT = UPDATE
PARAMETER C_CCOEF = 46727, DT = INTEGER, RANGE = (-131072:131071), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_ccoef, ASSIGNMENT = UPDATE
PARAMETER C_DCOEF = 36962, DT = INTEGER, RANGE = (-131072:131071), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_dcoef, ASSIGNMENT = UPDATE
PARAMETER Standard_Sel = 0, DT = INTEGER, RANGE = (0,3,6,9,12), VALUES = ( 0= SD_ITU_601 , 3= HD_ITU_709__1125_NTSC , 6= HD_ITU_709__1250_PAL , 9= YUV , 12= Custom ), TYPE = NON_HDL
PARAMETER Input_Range = 0, DT = INTEGER, RANGE = (0,1,2), VALUES = (0= 16_to_240_for_TV , 1= 16_to_235_for_Studio_Equipment , 2= 0_to_255_for_Computer_Graphics ), TYPE = NON_HDL
PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, BUS = S_AXI, VALUES = (AXI4LITE=AXI4LITE, AXI4=AXI4), TYPE = NON_HDL, ASSIGNMENT = CONSTANT, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_S_AXI_ID_WIDTH = 4, DT = INTEGER, BUS = S_AXI, RANGE = (1:16), TYPE = NON_HDL, ASSIGNMENT = CONSTANT, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, ADDRESS = BASE, PAIR = C_HIGHADDR, BUS = S_AXI, MIN_SIZE = 0x00200, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, ADDRESS = HIGH, PAIR = C_BASEADDR, BUS = S_AXI, ASSIGNMENT = REQUIRE, TYPE = NON_HDL, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_S_AXI_ADDR_WIDTH = 9, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, RANGE = (32,64), ASSIGNMENT = CONSTANT, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_S_AXI_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI, IO_IS = clk_freq, CLK_PORT = s_axi_aclk, CLK_UNIT = HZ, ISVALID = (C_HAS_AXI4_LITE==1)
PARAMETER C_M_AXIS_VIDEO_PROTOCOL = XIL_AXI_STREAM_VID_DATA, DT = STRING, BUS = M_AXIS_VIDEO, ASSIGNMENT = CONSTANT, TYPE = NON_HDL
PARAMETER C_S_AXIS_VIDEO_PROTOCOL = XIL_AXI_STREAM_VID_DATA, DT = STRING, BUS = S_AXIS_VIDEO, ASSIGNMENT = CONSTANT, TYPE = NON_HDL
PARAMETER C_FAMILY = virtex5, DT = STRING

## Ports
PORT aclk = "", DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, BUS = S_AXIS_VIDEO:M_AXIS_VIDEO
PORT aclken = "", DIR = I, INITIALVAL = VCC
PORT aresetn = "", DIR = I, INITIALVAL = VCC, SIGIS = RST
PORT irq = "", DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT intc_if = "", DIR = O, VEC = [8:0], ISVALID = (C_HAS_INTC_IF == 1)
PORT s_axis_video_tdata = tdata, DIR = I, BUS = S_AXIS_VIDEO, VEC = [(C_S_AXIS_VIDEO_TDATA_WIDTH-1):0]
PORT s_axis_video_tready = tready, DIR = O, BUS = S_AXIS_VIDEO
PORT s_axis_video_tvalid = tvalid, DIR = I, BUS = S_AXIS_VIDEO
PORT s_axis_video_tlast = tlast, DIR = I, BUS = S_AXIS_VIDEO
PORT s_axis_video_tuser_sof = tuser, DIR = I, BUS = S_AXIS_VIDEO
PORT m_axis_video_tdata = tdata, DIR = O, BUS = M_AXIS_VIDEO, VEC = [(C_M_AXIS_VIDEO_TDATA_WIDTH-1):0]
PORT m_axis_video_tready = tready, DIR = I, BUS = M_AXIS_VIDEO
PORT m_axis_video_tvalid = tvalid, DIR = O, BUS = M_AXIS_VIDEO
PORT m_axis_video_tlast = tlast, DIR = O, BUS = M_AXIS_VIDEO
PORT m_axis_video_tuser_sof = tuser, DIR = O, BUS = M_AXIS_VIDEO
PORT s_axi_aclk = "", DIR = I, SIGIS = CLK, BUS = S_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_aclken = "", DIR = I, INITIALVAL = VCC, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_aresetn = aresetn, DIR = I, SIGIS = RST, BUS = S_AXI, ASSIGNMENT = REQUIRE, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_awaddr = awaddr, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_awvalid = awvalid, DIR = I, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_awready = awready, DIR = O, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_wdata = wdata, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_wstrb = wstrb, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_wvalid = wvalid, DIR = I, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_wready = wready, DIR = O, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_bresp = bresp, DIR = O, VEC = [1:0], BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_bvalid = bvalid, DIR = O, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_bready = bready, DIR = I, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_araddr = araddr, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_arvalid = arvalid, DIR = I, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_arready = arready, DIR = O, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_rdata = rdata, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_rresp = rresp, DIR = O, VEC = [1:0], BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_rvalid = rvalid, DIR = O, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)
PORT s_axi_rready = rready, DIR = I, BUS = S_AXI, ISVALID = (C_HAS_AXI4_LITE == 1)

END