www.pudn.com > sci_A_B.rar   To Read all the content


[file head]:
//
// TMDX ALPHA RELEASE
// Intended for product evaluation purposes
//
//###########################################################################
//
// FILE: DSP28_Adc.h
//
// TITLE: DSP28 Device ADC Register Definitions.
//
//###########################################################################
//
// Ver | dd mmm yyyy | Who | Description of changes
// =====|=============|======|===============================================
// 0.55| 06 May 2002 | L.H. | EzDSP Alpha Release
// 0.56| 20 May 2002 | L.H. | No change
// 0.57| 27 May 2002 | L.H. | No change
//###########################################################################

#ifndef DSP28_ADC_H
#define DSP28_ADC_H

//---------------------------------------------------------------------------
// ADC Individual Register Bit Definitions:

struct ADCTRL1_BITS { // bits description
Uint16 rsvd1:4; // 3:0 reserved
Uint16 SEQ_CASC:1; // 4 Cascaded sequencer
... ...

[file tail]:
... ...
ol
union CHSELSEQ2_REG CHSELSEQ2;
union CHSELSEQ3_REG CHSELSEQ3;
union CHSELSEQ4_REG CHSELSEQ4;
union AUTO_SEQ_SR_REG AUTO_SEQ_SR; // Autosequence status register
Uint16 RESULT0;
Uint16 RESULT1;
Uint16 RESULT2;
Uint16 RESULT3;
Uint16 RESULT4;
Uint16 RESULT5;
Uint16 RESULT6;
Uint16 RESULT7;
Uint16 RESULT8;
Uint16 RESULT9;
Uint16 RESULT10;
Uint16 RESULT11;
Uint16 RESULT12;
Uint16 RESULT13;
Uint16 RESULT14;
Uint16 RESULT15;
union ADCTRL3_REG ADCTRL3;
union ADC_ST_FLG_REG ADC_ST_FLAG;
};


//---------------------------------------------------------------------------
// ADC External References &amt; Function Declarations:
//
extern volatile struct ADC_REGS AdcRegs;

#endif // end of DSP28_ADC_H definition

//===========================================================================
// No more.
//===========================================================================