www.pudn.com > MyFCS1.zip > CPU_MyFCS3_log.txt, change:2014-06-10,size:3752b


Altera SOPC Builder Version 11.00 Build 157 
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved. 
 
 
No .sopc_builder configuration file(!) 
# 2014.06.10 21:38:19 (*) mk_custom_sdk starting 
 
# 2014.06.10 21:38:19 (*) Reading project G:/FPGA_Projects/MyFCS1/CPU_MyFCS3.ptf. 
 
# 2014.06.10 21:38:19 (*) Finding all CPUs 
# 2014.06.10 21:38:19 (*) Finding all available components 
# 2014.06.10 21:38:19 (*) Reading G:/FPGA_Projects/MyFCS1/.sopc_builder/install.ptf 
 
# 2014.06.10 21:38:19 (*) Found 63 components 
 
# 2014.06.10 21:38:20 (*) Finding all peripherals 
 
# 2014.06.10 21:38:20 (*) Finding software components 
 
# 2014.06.10 21:38:20 (*) (Legacy SDK Generation Skipped) 
# 2014.06.10 21:38:20 (*) (All TCL Script Generation Skipped) 
# 2014.06.10 21:38:20 (*) (No Libraries Built) 
# 2014.06.10 21:38:20 (*) (Contents Generation Skipped) 
# 2014.06.10 21:38:20 (*) mk_custom_sdk finishing 
 
# 2014.06.10 21:38:20 (*) Starting generation for system: CPU_MyFCS3. 
 
. 
. 
. 
. 
. 
. 
.... 
 
# 2014.06.10 21:38:22 (*) Running Generator Program for EP2C8 
 
# 2014.06.10 21:38:29 (*) Starting Nios II generation 
# 2014.06.10 21:38:29 (*)   Checking for plaintext license. 
# 2014.06.10 21:38:30 (*)   Plaintext license not found. 
# 2014.06.10 21:38:30 (*)   Checking for encrypted license (non-evaluation). 
# 2014.06.10 21:38:31 (*)   Encrypted license found.  SOF will not be time-limited. 
# 2014.06.10 21:38:31 (*)   Getting CPU configuration settings 
# 2014.06.10 21:38:31 (*)   Elaborating CPU configuration settings 
# 2014.06.10 21:38:32 (*)   Creating all objects for CPU 
 
# 2014.06.10 21:38:32 (*)     Testbench 
# 2014.06.10 21:38:32 (*)     Instruction decoding 
# 2014.06.10 21:38:32 (*)       Instruction fields 
# 2014.06.10 21:38:32 (*)       Instruction decodes 
# 2014.06.10 21:38:33 (*)       Signals for RTL simulation waveforms 
# 2014.06.10 21:38:33 (*)       Instruction controls 
# 2014.06.10 21:38:33 (*)     Pipeline frontend 
# 2014.06.10 21:38:33 (*)     Pipeline backend 
# 2014.06.10 21:38:37 (*)   Generating HDL from CPU objects 
# 2014.06.10 21:38:40 (*)   Creating encrypted HDL 
 
# 2014.06.10 21:38:42 (*) Done Nios II generation 
 
# 2014.06.10 21:38:42 (*) Running Generator Program for sdram 
 
# 2014.06.10 21:38:43 (*) Running Generator Program for uart 
 
# 2014.06.10 21:38:45 (*) Running Generator Program for epcs 
 
# 2014.06.10 21:38:46 (*) Running Generator Program for TIM2 
 
# 2014.06.10 21:38:47 (*) Running Generator Program for watchdog 
 
# 2014.06.10 21:38:48 (*) Running Generator Program for SCL 
 
# 2014.06.10 21:38:49 (*) Running Generator Program for SDA 
 
# 2014.06.10 21:38:50 (*) Running Generator Program for LED 
 
# 2014.06.10 21:38:51 (*) Running Generator Program for TIM1 
 
. 
 
# 2014.06.10 21:38:52 (*) Running Test Generator Program for sdram 
 
# 2014.06.10 21:38:53 (*) Making arbitration and system (top) modules. 
 
# 2014.06.10 21:38:57 (*) Generating Quartus symbol for top level: CPU_MyFCS3 
 
# 2014.06.10 21:38:57 (*) Generating Symbol G:/FPGA_Projects/MyFCS1/CPU_MyFCS3.bsf 
 
# 2014.06.10 21:38:57 (*) Creating command-line system-generation script: G:/FPGA_Projects/MyFCS1/CPU_MyFCS3_generation_script 
 
# 2014.06.10 21:38:58 (*) Running setup for HDL simulator: modelsim 
 
 
# 2014.06.10 21:38:58 (*) Completed generation for system: CPU_MyFCS3. 
# 2014.06.10 21:38:58 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED: 
  SOPC Builder database : G:/FPGA_Projects/MyFCS1/CPU_MyFCS3.ptf  
  System HDL Model : G:/FPGA_Projects/MyFCS1/CPU_MyFCS3.v  
  System Generation Script : G:/FPGA_Projects/MyFCS1/CPU_MyFCS3_generation_script  
 
# 2014.06.10 21:38:58 (*) SUCCESS: SYSTEM GENERATION COMPLETED. 
 
 
Press 'Exit' to exit.