www.pudn.com > UartLoop.rar > pn_parser.xmsgs, change:2013-10-04,size:1137b


<?xml version="1.0" encoding="UTF-8"?> 
<!-- IMPORTANT: This is an internal file that has been generated   --> 
<!--     by the Xilinx ISE software.  Any direct editing or        --> 
<!--     changes made to this file may result in unpredictable     --> 
<!--     behavior or data corruption.  It is strongly advised that --> 
<!--     users do not edit the contents of this file.              --> 
<!--                                                               --> 
<!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.    --> 
 
<messages> 
<msg type="info" file="ProjectMgmt" num="1677" ><arg fmt="%s" index="1">Analyzing Verilog file \"F:/USB2.0/Tutorial_01/UartLoop/SRC/UartRxd.v\" into library work</arg> 
</msg> 
 
<msg type="info" file="ProjectMgmt" num="1677" ><arg fmt="%s" index="1">Analyzing Verilog file \"F:/USB2.0/Tutorial_01/UartLoop/SRC/UartTxd.v\" into library work</arg> 
</msg> 
 
<msg type="info" file="ProjectMgmt" num="1677" ><arg fmt="%s" index="1">Analyzing Verilog file \"F:/USB2.0/Tutorial_01/UartLoop/SRC/main.v\" into library work</arg> 
</msg> 
 
</messages>