www.pudn.com > UartLoop.rar > UartLoop.gise, change:2013-10-03,size:12195b


<?xml version="1.0" encoding="UTF-8" standalone="no" ?> 
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema"> 
 
  <!--                                                          --> 
 
  <!--             For tool use only. Do not edit.              --> 
 
  <!--                                                          --> 
 
  <!-- ProjectNavigator created generated project file.         --> 
 
  <!-- For use in tracking generated file and other information --> 
 
  <!-- allowing preservation of process status.                 --> 
 
  <!--                                                          --> 
 
  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. --> 
 
  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version> 
 
  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UartLoop.xise"/> 
 
  <files xmlns="http://www.xilinx.com/XMLSchema"> 
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/> 
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.bgn" xil_pn:subbranch="FPGAConfiguration"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main.bit" xil_pn:subbranch="FPGAConfiguration"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main.bld"/> 
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main.drc" xil_pn:subbranch="FPGAConfiguration"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main.ncd" xil_pn:subbranch="Par"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main.ngd"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/> 
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main.pad"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main.par" xil_pn:subbranch="Par"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main.pcf" xil_pn:subbranch="Map"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/> 
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main.ptwx"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main.twr" xil_pn:subbranch="Par"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main.twx" xil_pn:subbranch="Par"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main.unroutes" xil_pn:subbranch="Par"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.ut" xil_pn:subbranch="FPGAConfiguration"/> 
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main.xpi"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/> 
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/> 
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.map" xil_pn:subbranch="Map"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.mrp" xil_pn:subbranch="Map"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_map.ncd" xil_pn:subbranch="Map"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_map.ngm" xil_pn:subbranch="Map"/> 
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_map.xrpt"/> 
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_ngdbuild.xrpt"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_pad.csv" xil_pn:subbranch="Par"/> 
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_pad.txt" xil_pn:subbranch="Par"/> 
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_par.xrpt"/> 
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/> 
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_summary.xml"/> 
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_usage.xml"/> 
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/> 
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/> 
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/> 
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/> 
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/> 
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/> 
  </files> 
 
  <transforms xmlns="http://www.xilinx.com/XMLSchema"> 
    <transform xil_pn:end_ts="1376295769" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1376295769"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720543" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="200600716313901242" xil_pn:start_ts="1380720543"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720543" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2741413463335156534" xil_pn:start_ts="1380720543"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1376295769" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1376295769"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720543" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2991528000540350020" xil_pn:start_ts="1380720543"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1376295769" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1376295769"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720543" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1935372560174771308" xil_pn:start_ts="1380720543"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720554" xil_pn:in_ck="4196176277043649293" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3233568176404310169" xil_pn:start_ts="1380720543"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="WarningsGenerated"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForOutputs"/> 
      <status xil_pn:value="OutputChanged"/> 
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/> 
      <outfile xil_pn:name="main.lso"/> 
      <outfile xil_pn:name="main.ngc"/> 
      <outfile xil_pn:name="main.ngr"/> 
      <outfile xil_pn:name="main.prj"/> 
      <outfile xil_pn:name="main.stx"/> 
      <outfile xil_pn:name="main.syr"/> 
      <outfile xil_pn:name="main.xst"/> 
      <outfile xil_pn:name="main_xst.xrpt"/> 
      <outfile xil_pn:name="webtalk_pn.xml"/> 
      <outfile xil_pn:name="xst"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720554" xil_pn:in_ck="2769897095390628392" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435927655" xil_pn:start_ts="1380720554"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720563" xil_pn:in_ck="-7646691424902535277" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7577082390093301461" xil_pn:start_ts="1380720554"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <outfile xil_pn:name="_ngo"/> 
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/> 
      <outfile xil_pn:name="main.bld"/> 
      <outfile xil_pn:name="main.ngd"/> 
      <outfile xil_pn:name="main_ngdbuild.xrpt"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720589" xil_pn:in_ck="-7646691424902535276" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1380720563"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <status xil_pn:value="OutOfDateForOutputs"/> 
      <status xil_pn:value="OutputChanged"/> 
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/> 
      <outfile xil_pn:name="main.pcf"/> 
      <outfile xil_pn:name="main_map.map"/> 
      <outfile xil_pn:name="main_map.mrp"/> 
      <outfile xil_pn:name="main_map.ncd"/> 
      <outfile xil_pn:name="main_map.ngm"/> 
      <outfile xil_pn:name="main_map.xrpt"/> 
      <outfile xil_pn:name="main_summary.xml"/> 
      <outfile xil_pn:name="main_usage.xml"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720614" xil_pn:in_ck="-7894906358297845587" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1380720589"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/> 
      <outfile xil_pn:name="main.ncd"/> 
      <outfile xil_pn:name="main.pad"/> 
      <outfile xil_pn:name="main.par"/> 
      <outfile xil_pn:name="main.ptwx"/> 
      <outfile xil_pn:name="main.unroutes"/> 
      <outfile xil_pn:name="main.xpi"/> 
      <outfile xil_pn:name="main_pad.csv"/> 
      <outfile xil_pn:name="main_pad.txt"/> 
      <outfile xil_pn:name="main_par.xrpt"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720640" xil_pn:in_ck="4774924121320" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1380720614"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/> 
      <outfile xil_pn:name="main.bgn"/> 
      <outfile xil_pn:name="main.bit"/> 
      <outfile xil_pn:name="main.drc"/> 
      <outfile xil_pn:name="main.ut"/> 
      <outfile xil_pn:name="usage_statistics_webtalk.html"/> 
      <outfile xil_pn:name="webtalk.log"/> 
      <outfile xil_pn:name="webtalk_pn.xml"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720741" xil_pn:in_ck="4774924108466" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1380720737"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
    </transform> 
    <transform xil_pn:end_ts="1380720614" xil_pn:in_ck="-7646691424902535408" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1380720603"> 
      <status xil_pn:value="SuccessfullyRun"/> 
      <status xil_pn:value="ReadyToRun"/> 
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/> 
      <outfile xil_pn:name="main.twr"/> 
      <outfile xil_pn:name="main.twx"/> 
    </transform> 
  </transforms> 
 
</generated_project>