www.pudn.com > Exp6-VGA.rar > top_ngdbuild.nav
UNKNOWN net top/u0_rxdin 477 clock net 'u0_rxdin' has non-clock connections. These problematic connections include: pin i1 on block u0__n0010<2>7_g with type LUT4, pin i3 on block u0__n0010<0>_sw0 with type LUT4, pin i1 on block u0_ker46031 with type LUT3, pin i0 on block u0_ker45871 with type LUT3, pin i2 on block u0_ker4573 with type LUT4, pin i3 on block u0__n0010<1>14 with type LUT4, pin I1 on block u0__n00160 with type LUT4_L, pin I1 on block u0__n00150 with type LUT4_L, pin I1 on block u0__n0019_sw0 with type LUT4_L, pin I1 on block u0__n00180 with type LUT4_L, pin I1 on block u0_ker44941 with type LUT4_D, pin I1 on block u0__n00140 with type LUT4_L, pin I1 on block u0__n00120 with type LUT4_L UNKNOWN net top/u0_rxdin 478 clock net 'u0_rxdin' drives no clock pins