www.pudn.com > Exp6-VGA.rar > top.drc

WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net u1_ramclk is sourced 
   by a combinatorial pin. This is not good design practice. Use the CE pin to 
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net hs_OBUF is sourced by 
   a combinatorial pin. This is not good design practice. Use the CE pin to 
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.