ARM Architecture Reference Manual

Copyright © 2004, 2005 ARM Limited. All rights reserved.

Release Information

The following changes have been made to this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>December 2004</td>
<td>A</td>
<td>First release</td>
</tr>
<tr>
<td>April 2005</td>
<td>C</td>
<td>Updated to incorporate corrections to errata</td>
</tr>
<tr>
<td>December 2005</td>
<td>D</td>
<td>Updated for unified assembler syntax.</td>
</tr>
</tbody>
</table>

Proprietary Notice

ARM, the ARM Powered logo, Thumb, and StrongARM are registered trademarks of ARM Limited.

The ARM logo, AMBA, Angel, ARMutator, EmbeddedICE, ModelGen, Multi-ICE, PrimeCell, ARM7TDMI, ARM7TDMI-S, ARM9TDMI, ARM9E-S, ETM7, ETM9, TDMI, STRONG, are trademarks of ARM Limited.

All other products or services mentioned herein may be trademarks of their respective owners.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith.

1. Subject to the provisions set out below, ARM hereby grants to you a perpetual, non-exclusive, nontransferable, royalty free, worldwide licence to use this ARM Architecture Reference Manual for the purposes of developing; (i) software applications or operating systems which are targeted to run on microprocessor cores distributed under licence from ARM; (ii) tools which are designed to develop software programs which are targeted to run on microprocessor cores distributed under licence from ARM; (iii) integrated circuits which incorporate a microprocessor core manufactured under licence from ARM.

2. Except as expressly licensed in Clause 1 you acquire no right, title or interest in the ARM Architecture Reference Manual, or any Intellectual Property therein. In no event shall the licences granted in Clause 1, be construed as granting you expressly or by implication, estoppel or otherwise, licences to any ARM technology other than the ARM Architecture Reference Manual. The licence grant in Clause 1 expressly excludes any rights for you to use or take into use any ARM patents. No right is granted to you under the provisions of Clause 1 to; (i) use the ARM Architecture Reference Manual for the purposes of developing or having developed microprocessor cores or models thereof which are compatible in whole or part with either or both the instructions or programmer’s models described in this ARM Architecture Reference Manual; or (ii) develop or have developed models of any microprocessor cores designed by or for ARM; or (iii) distribute in whole or in part this ARM Architecture Reference Manual to third parties without the express written permission of ARM; or (iv) translate or have translated this ARM Architecture Reference Manual into any other languages.

3. THE ARM ARCHITECTURE REFERENCE MANUAL IS PROVIDED “AS IS” WITH NO WARRANTIES EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY, NONINFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE.
4. No licence, express, implied or otherwise, is granted to LICENSEE, under the provisions of Clause 1, to use the ARM tradename, in connection with the use of the ARM Architecture Reference Manual or any products based thereon. Nothing in Clause 1 shall be construed as authority for you to make any representations on behalf of ARM in respect of the ARM Architecture Reference Manual or any products based thereon.

Copyright © 2004, 2005 ARM limited

110 Fulbourn Road Cambridge, England CB1 9NJ

Restricted Rights Legend: Use, duplication or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii) and FAR 52.227-19

The right to use and copy this document is subject to the licence set out above.
## Preface

- About this manual .......................................................... viii
- Unified Assembler Language ................................................ ix
- Using this manual .............................................................. x
- Conventions ........................................................................ xi
- Further reading .................................................................. xii
- Feedback ............................................................................ xiii

## Chapter 1  Introduction to Thumb-2

1.1 About Thumb-2 ............................................................... 1-2
1.2 Changes to Thumb assembly language syntax .................... 1-3
1.3 New 32-bit Thumb instructions .......................................... 1-4
1.4 New 16-bit Thumb instructions .......................................... 1-5
1.5 New 32-bit ARM instructions ........................................... 1-6
1.6 Hint instructions ............................................................. 1-7
1.7 Thumb-2 architecture constraints ...................................... 1-9

## Chapter 2  Programmers’ Model

2.1 New program status register fields .................................... 2-2
2.2 Changes to exception handling ......................................... 2-4
2.3 Non-maskable fast interrupt support ................................................  2-7
2.4 Exception and reset handling in Thumb state .................................  2-9
2.5 Unaligned access support ..............................................................  2-10
2.6 Endian support ...........................................................................  2-13
2.7 Memory stores and exclusive access ...........................................  2-14
2.8 Hardware divide support .........................................................  2-15

Chapter 3 The Thumb Instruction Set
3.1 Instruction set encoding .............................................................  3-2
3.2 Instruction encoding for 16-bit Thumb instructions ..................  3-3
3.3 Instruction encoding for 32-bit Thumb instructions ..................  3-12
3.4 Conditional execution ...............................................................  3-34
3.5 UNDEFINED and UNPREDICTABLE instruction set space ......  3-36
3.6 Usage of 0b1111 as a register specifier in 32-bit encodings .......  3-38
3.7 Usage of 0b1101 as a register specifier ....................................  3-41
3.8 Thumb-2 and VFP support .......................................................  3-43

Chapter 4 Thumb Instructions
4.1 Format of instruction descriptions .............................................  4-2
4.2 Immediate constants ................................................................  4-8
4.3 Constant shifts applied to a register ........................................  4-10
4.4 Memory accesses ......................................................................  4-13
4.5 Memory hints ...........................................................................  4-14
4.6 Alphabetical list of Thumb instructions .................................  4-15

Chapter 5 New ARM instructions
5.1 Alphabetical list of new ARM instructions ...........................  5-2

Appendix A Pseudo-code definition
A.1 Instruction encoding diagrams and pseudo-code .................. A-2
A.2 Data Types ............................................................................ A-4
A.3 Expressions ........................................................................... A-8
A.4 Operators and built-in functions ........................................ A-10
A.5 Statements and program structure ......................................... A-18
A.6 Helper procedures and functions ........................................ A-22

Glossary
Preface

This preface describes the contents of this manual, then lists the conventions and terminology it uses.

- *About this manual* on page viii
- *Unified Assembler Language* on page ix
- *Using this manual* on page x
- *Conventions* on page xi
- *Further reading* on page xii
- *Feedback* on page xiii.
About this manual

The purpose of this manual is to describe Thumb®-2, its Instruction Set Architecture (ISA), and the changes to the programmers’ model it introduces. This manual also describes the extensions to the ARM® ISA introduced at the same time. Thumb-2 is a superset of the ARMv6 Thumb ISA described in the ARM Architecture Reference Manual (ARM DDI 0100).

Thumb-2 extends the Thumb architecture by adding the following:

- A substantial number of new 32-bit Thumb instructions. These cover most of the functionality of the ARM instruction set. The main omission is the absence of a condition field in almost all Thumb instructions.

- Several new 16-bit Thumb instructions. One of these, the IT (If Then) instruction, provides an efficient alternative mechanism for conditional execution.

Thumb-2 also extends the ARM ISA by adding a small number of new ARM instructions, and some additional variants of the ARM LDR and STR instructions. The additions provide ARM equivalents of instructions supported in the Thumb instruction set.

The precise effects of each new instruction are described, including any restrictions on its use. This information is of primary importance to authors of compilers, assemblers, and other programs that generate Thumb and ARM machine code.

Assembler syntax is given for the instructions described in this manual, allowing instructions to be specified in textual form. This is of considerable use to assembly code writers, and also when debugging either assembler or high-level language code at the single instruction level.

However, this manual is not intended as tutorial material for ARM assembler language, nor does it describe ARM assembler language at anything other than a very basic level. To make effective use of ARM assembler language, consult the documentation supplied with the assembler being used. Different assemblers vary considerably with respect to many aspects of assembler language, such as which assembler directives are accepted and how they are coded.
Unified Assembler Language

This version of the Thumb-2 supplement uses the new Unified Assembler Language (UAL). The new assembly language syntax provides a canonical form for all ARM and Thumb instructions. This replaces the earlier Thumb assembler language. For this reason, every Thumb instruction is included in this document.

The syntax of Thumb instructions is now the same as the syntax of ARM instructions. This requires some changes to the old Thumb syntax. See Changes to Thumb assembly language syntax on page 1-3 for details.

UAL describes the syntax for the mnemonic and the operands of each instruction. In addition, it assumes that instructions and data items can be given labels. It does not specify the syntax to be used for labels, nor what assembler directives and options are available. See your assembler documentation for these details.

UAL includes instruction selection rules that specify which instruction encoding is selected when more than one can provide the required functionality. For example, both 16-bit and 32-bit encodings exist for an ADD R0, R1, R2 instruction.

The most common instruction selection rule is that when both a 16-bit encoding and a 32-bit encoding are available, the 16-bit encoding is selected, to optimize code density.

Syntax options exist to override the normal instruction selection rules and ensure that a particular encoding is selected. These are useful when disassembling code, to ensure that subsequent assembly produces the original code, and in some other situations.
Using this manual

The information in this manual is organized into five chapters, as described below.

Chapter 1 Introduction to Thumb-2
Gives a brief overview of the Thumb-2 extension to the ARM and Thumb instruction sets.

Chapter 2 Programmers' Model
Describes the changes to the Programmers' Model introduced with Thumb-2.

Chapter 3 The Thumb Instruction Set
Gives a description of the Thumb-2 extension to the ARM and Thumb instruction sets, organized by type of instruction.

Chapter 4 Thumb Instructions
Contains detailed reference material on each Thumb instruction, arranged alphabetically by instruction mnemonic.

Chapter 5 New ARM instructions
Contains detailed reference material on each new ARM instruction, arranged alphabetically by instruction mnemonic.
Conventions

This manual employs typographic and other conventions intended to improve its ease of use.

General typographic conventions

**typewriter** Is used for assembler syntax descriptions, pseudo-code descriptions of instructions, and source code examples. For more details of the conventions used in assembler syntax descriptions see Assembler syntax on page 4-4. For more details of pseudo-code conventions see Appendix A Pseudo-code definition.

The typewriter font is also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudo-code descriptions of instructions and source code examples.

**italic** Highlights important notes, introduces special terminology, and denotes internal cross-references and citations.

**bold** Is used for emphasis in descriptive lists and elsewhere, where appropriate.

**SMALL CAPITALS** Are used for a few terms which have specific technical meanings. Their meanings can be found in the Glossary.
Further reading

This section lists publications that provide additional information on the ARM family of processors.

ARM periodically provides updates and corrections to its documentation. See http://www.arm.com for current errata sheets and addenda, and the ARM Frequently Asked Questions.

ARM publications

This book is a supplement to, and must be read in conjunction with, the ARM Architecture Reference Manual (ARM DDI 0100), version F or later. This book also contains references to the ARM Architecture Reference Manual, Security Extensions supplement (ARM DDI 0309).
Feedback

ARM Limited welcomes feedback on its documentation.

Feedback on this book

If you notice any errors or omissions in this book, send email to errata@arm giving:
• the document title
• the document number
• the page number(s) to which your comments apply
• a concise explanation of the problem.

General suggestions for additions and improvements are also welcome.
Chapter 1
Introduction to Thumb-2

This chapter introduces Thumb\textsuperscript{\textregistered}-2 and contains the following sections:

- About Thumb-2 on page 1-2
- Changes to Thumb assembly language syntax on page 1-3
- New 32-bit Thumb instructions on page 1-4
- New 16-bit Thumb instructions on page 1-5
- New 32-bit ARM instructions on page 1-6
- Hint instructions on page 1-7
- Thumb-2 architecture constraints on page 1-9.
1.1 About Thumb-2

Thumb-2 is a major enhancement to the Thumb Instruction Set Architecture (ISA). It introduces 32-bit instructions that can be intermixed freely with the older 16-bit Thumb instructions. These new 32-bit instructions cover almost all the functionality of the ARM® instruction set.

The most important difference between the Thumb ISA and the ARM ISA is that most 32-bit Thumb instructions are unconditional, whereas almost all ARM instructions can be conditional. However, Thumb-2 introduces a new If-Then (IT) instruction that delivers much of the functionality of the condition field in ARM instructions.

Thumb-2 delivers overall code density comparable with Thumb, together with the performance levels associated with the ARM ISA. Before Thumb-2, developers had to choose between Thumb for size, or ARM for performance.

In addition to the new 32-bit Thumb instructions, there are several new 16-bit Thumb instructions. Several new 32-bit ARM instructions are introduced at the same time.

1.1.1 Register 15

Most Thumb 32-bit instructions cannot use the PC as a source or destination register. Instead, if a register is specified as 0b1111 in an instruction encoding, the instruction is a special case instruction. If an instruction definition does not specify otherwise, the instruction is UNPREDICTABLE if a register is specified as 0b1111. See Usage of 0b1111 as a register specifier in 32-bit encodings on page 3-38 for more information.
1.2 Changes to Thumb assembly language syntax

Table 1-1 lists changes to the assembly language syntax of pre-Thumb-2 instructions. These are required to avoid unreasonable complications in the syntax of Thumb-2 assembly language.

The resulting unified assembly language is syntactically the same for both ARM and Thumb-2.

**Table 1-1 Assembly language syntax changes**

<table>
<thead>
<tr>
<th>Change</th>
<th>Example of syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>Where the first operand and the destination register are the same</td>
<td>ADD r0, r8</td>
</tr>
<tr>
<td>register, both are specified.</td>
<td>ADD r0, r0, r8</td>
</tr>
<tr>
<td>Where the instruction sets the condition flags, you must specify</td>
<td>ADD r0, r1, r2</td>
</tr>
<tr>
<td>this explicitly with the S suffix.</td>
<td>ADDS r0, r1, r2</td>
</tr>
<tr>
<td>The old NEG instruction becomes a reverse subtraction.</td>
<td>NEG r0, r1</td>
</tr>
<tr>
<td>The old MOV (2) instruction becomes an addition.</td>
<td>MOV r0, r1</td>
</tr>
<tr>
<td>The old CPY instruction becomes a move operation.</td>
<td>CPY r0, r1</td>
</tr>
<tr>
<td>The old SWI instruction becomes SVC</td>
<td>SWI #80</td>
</tr>
<tr>
<td>The old LSL #0 instruction becomes a move operation.</td>
<td>LSL r0, r1, #0</td>
</tr>
<tr>
<td>Increment After becomes the default addressing mode for</td>
<td>LDMIA r0!, {r1,r2}</td>
</tr>
<tr>
<td>Load Multiple.</td>
<td>LDM r0!, {r1,r2}</td>
</tr>
<tr>
<td>Writeback is not specified in LDM if the base register is in the</td>
<td>LDMIA r0!, {r0,r1}</td>
</tr>
<tr>
<td>register list.</td>
<td>LDM r0, {r0,r1}</td>
</tr>
</tbody>
</table>
1.3 New 32-bit Thumb instructions

The new 32-bit Thumb instructions are designed for:

- the existing ARM/Thumb Programmers’ Model, with as few modifications as possible. Certain changes are essential to introduce the 32-bit Thumb instructions, notably to the Prefetch abort and Undefined Instruction exceptions. There is no increase in the number of general purpose or special purpose registers, and no increase in register sizes.

- existing compiler code generation techniques, as far as possible. New concepts are supplementary rather than obligatory. For example, literals can still be loaded using PC-relative instructions, or use in-line immediate values embedded in the MOV 16-bit immediate and MOV T instructions.

The new 32-bit Thumb instructions are added in the space previously occupied by the Thumb BL and BLX instructions. This is made possible by treating the BL and BLX instructions as 32-bit instructions, instead of treating them as two 16-bit instructions.

This means that BL and BLX, and all the other 32-bit Thumb instructions, can only take exceptions on their start address. They cannot take exceptions at the boundary between halfword1 and halfword2 of the instruction. All implementations must ensure that both halfwords are fetched and consolidated before they are issued and executed to comply with this exception event restriction. This is a change from Thumb. Before Thumb-2, the two halfwords of BL and BLX instructions execute independently, and can take exceptions independently.
1.4 New 16-bit Thumb instructions

There are seven new 16-bit Thumb instructions.

1.4.1 If-Then

IT allows one to four following Thumb instructions (the IT block) to be conditional. The conditions for the instructions in the IT block must either all be the same, or some of them can be the inverse condition of the others. See IT on page 4-92 for details.

1.4.2 Compare and branch on zero, or non-zero

CBZ and CBNZ improve code density by replacing a very common two instruction sequence with a single instruction.

In addition, they preserve the condition code flags. This means that a condition code flag setting generated before the instruction can be used after it. This is not possible with the two instruction sequence that CBZ and CBNZ replace.

See CBZ on page 4-60 and CBNZ on page 4-58 for details.

1.4.3 No operation

Use NOP for padding, for example to place the following instruction on a 64-bit boundary.

See NOP-compatible hints on page 1-8 and NOP on page 4-189 for details.

1.4.4 Send event

SEV (Send Event) is a hint instruction. See SEV on page 4-271 for details.

1.4.5 Wait for event

WFE (Wait For Event) is a hint instruction. See WFE on page 4-467 for details.

1.4.6 Wait for interrupt

WFI (Wait For Interrupt) is a hint instruction. See WFI on page 4-469 for details.

1.4.7 Yield

YIELD is a hint instruction. See YIELD on page 4-471 for details.
1.5 New 32-bit ARM instructions

Some new functionality introduced for Thumb-2 is also available in the ARM ISA. This is described in:

• New T variants of LDR and STR
• New variants of LDREX and STREX
• Miscellaneous instructions.

1.5.1 New T variants of LDR and STR

The ARM LDRH, LDRSB, LDRSH and STRH instructions now have T variants.

Note

Like existing ARM T variants of LDR and STR, these instructions use a post-indexed addressing mode. This is different from Thumb variants of LDR and STR, which use pre-indexed addressing.

1.5.2 New variants of LDREX and STREX

The ARM LDREX and STREX instructions now have B, H, and D (Byte, Halfword, and Doubleword) variants. In addition, there is a CLREX instruction that clears the local record of a request for exclusive access without performing a store.

1.5.3 Miscellaneous instructions

The following instructions are introduced:

- **BFC** Bitfield Clear.
- **BFI** Bitfield Insert.
- **MLS** Multiply and Subtract. Subtracts the product from the accumulator register.
- **MOV** New Move Wide variant. Load a 16-bit immediate to bits[15:0] of a register.
- **RBIT** Reverse bits in word.
- **SBFX** Signed Bitfield extract.
- **UBFX** Unsigned Bitfield extract.

For details, see Chapter 5 New ARM instructions.
1.6  **Hint instructions**

There are two classes of hint instruction in the ARM architecture:
- memory hints, that interact with the memory system
- NOP-compatible hints, that have no associated register dependencies.

These are described in:
- *Memory hint instructions*
- *NOP-compatible hints* on page 1-8.

1.6.1  **Memory hint instructions**

In addition to the `PLD` and `PLI` instructions, additional 32-bit Thumb instruction set space has been reserved for memory hint instructions.

32-bit Thumb-2 memory hints decode as hw1[12:4] = 0b1100Ax0B1 where:

- `AB = 0b00` is assigned to `PLD`
- `AB = 0b10` is assigned to `PLI`
- `AB = 0bx1` is reserved and must behave as a *NOP* instruction.

An implementation is not obliged to implement memory hint instructions. If they are not implemented, they must behave as a *NOP* instruction.
1.6.2  NOP-compatible hints

The following encodings have been added:

32-bit Thumb

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>hint</td>
</tr>
</tbody>
</table>

16-bit Thumb

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>hint</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

32-bit ARM

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 1-2 lists the hint instructions that have been defined:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Hint</th>
<th>Function</th>
<th>For Thumb see</th>
<th>For ARM see</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP</td>
<td>0x0</td>
<td>No Operation</td>
<td><em>NOP</em> on page 4-189</td>
<td><em>NOP</em> on page 5-31</td>
</tr>
<tr>
<td>YIELD</td>
<td>0x1</td>
<td>Yield</td>
<td><em>YIELD</em> on page 4-471</td>
<td><em>YIELD</em> on page 5-58</td>
</tr>
<tr>
<td>WFE</td>
<td>0x2</td>
<td>Wait For Event</td>
<td><em>WFE</em> on page 4-467</td>
<td><em>WFE</em> on page 5-54</td>
</tr>
<tr>
<td>WFI</td>
<td>0x3</td>
<td>Wait For Interrupt</td>
<td><em>WFI</em> on page 4-469</td>
<td><em>WFI</em> on page 5-56</td>
</tr>
<tr>
<td>SEV</td>
<td>0x4</td>
<td>Send Event</td>
<td><em>SEV</em> on page 4-271</td>
<td><em>SEV</em> on page 5-40</td>
</tr>
<tr>
<td>DBG</td>
<td>0xF0-0xFF</td>
<td>Debug hints</td>
<td><em>DBG</em> on page 4-80</td>
<td><em>DBG</em> on page 5-7</td>
</tr>
</tbody>
</table>

The remainder of this space is RESERVED. The instructions must execute as NOPs, and must not be used.

The 32-bit ARM hints use an area of the instruction space that, until the introduction of these hints, was decoded as MSR CPSR_<>, #immediate, that is, an MSR with no field specifier.
1.7 Thumb-2 architecture constraints

Almost all the functionality of the ARM ISA is covered by the Thumb ISA. Apart from the absence of a condition field, the main exceptions are covered in:

- *ARM instructions with no Thumb-2 equivalent*
- *New functionality introduced with Thumb-2*
- *32-bit Thumb instructions with less functionality than ARM instructions* on page 1-10.

1.7.1 ARM instructions with no Thumb-2 equivalent

The following ARM instructions have no Thumb-2 equivalents:

- **RSC** Reverse Subtract with Carry.
- **SWP** Swap. SWP is superseded by LDREX and STREX.
- **SWPB** Swap bytes. SWPB is superseded by LDREXB and STREXB.

The use of SWP and SWPB is deprecated in ARMv6.

1.7.2 New functionality introduced with Thumb-2

Some new 32-bit instructions are introduced in both Thumb and ARM. These are described in *New 32-bit Thumb instructions* on page 1-4 and *New 32-bit ARM instructions* on page 1-6.

In addition, there are two new 32-bit Thumb instructions with restricted availability:
- **SDIV** Signed Divide
- **UDIV** Unsigned Divide.

These two instructions are only available in ARMv7-R implementations, and are not available in ARM state.

---

**Note**

The ARM architecture defines architecture profiles, to target different market segments better. Two profiles are directly affected by this Thumb-2 supplement:

- ARMv7-A (the application profile) that supports the Virtual Memory System Architecture (VMSA)
- ARMv7-R (the real-time profile) that supports the Protected Memory System Architecture (PMSA).

These profiles share the existing ARM/Thumb Programmers’ Model including the register file, exception handling, and the CPSR/SPSR.
1.7.3 **32-bit Thumb instructions with less functionality than ARM instructions**

The following 32-bit Thumb instructions cannot update the condition code flags:

- **MLA** Multiply Accumulate
- **MUL** Multiply
- **SMLAL** Signed Multiply Accumulate Long
- **SMULL** Signed Multiply Long
- **UMLAL** Unsigned Multiply Accumulate Long
- **UMULL** Unsigned Multiply Long.

Data processing instructions cannot combine a register-controlled shift with other functions. Register-controlled shifts are only available as separate instructions. This affects the following instructions:

- **AND** Logical AND
- **EOR** Logical Exclusive OR
- **SUB** Subtract
- **RSB** Reverse Subtract
- **ADD** Add
- **ADC** Add with Carry
- **SBC** Subtract with Carry
- **TST** Test
- **TEQ** Test Equivalence
- **CMP** Compare
- **CMN** Compare negated
- **ORR** Logical (inclusive) OR
- **MOV** Move
- **BIC** Bit Clear
- **MVN** Move Not.

The Move to Status Register instruction, **MSR**, cannot load an immediate value.

Load Multiple and Store Multiple have some restrictions on their functionality. For details, see:

- **LDMDB / LDMEA** on page 4-96
- **LDMIA / LDMFD** on page 4-98
- **POP** on page 4-209
- **PUSH** on page 4-211
- **STMDB / STMFD** on page 4-333
- **STMIA / STMEA** on page 4-335.
Chapter 2
Programmers’ Model

This chapter describes the changes to the programmers’ model introduced with Thumb®-2. It contains the following sections:

- New program status register fields on page 2-2
- Changes to exception handling on page 2-4
- Non-maskable fast interrupt support on page 2-7
- Exception and reset handling in Thumb state on page 2-9
- Unaligned access support on page 2-10
- Endian support on page 2-13
- Memory stores and exclusive access on page 2-14
- Hardware divide support on page 2-15.
2.1 New program status register fields

Thumb-2 introduces eight new execution state bits in the CPSR and SPSRs, in addition to the J and T bits defined in previous versions of the ARM® architecture. These new bits are used by the If-Then (IT) instruction, to control the conditional execution of one to four instructions (the IT block) following the IT instruction.

The new execution state bits are bits[26:25,15:10] in the CPSR and SPSRs.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 20 | 19 | 16 | 15 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|

**Execution state bits**

In User mode, execution state bits cannot be written directly. They can be written indirectly by the execution of IT, BX, BLX, or BXJ instructions, or by a load to the PC that updates the CPSR. Any attempt to write directly to them from User mode is ignored.

In a privileged mode, you can write to the associated SPSR.

The execution state bits in the CPSR always read as zero when read by an MRS instruction, and writes to them by MSR instructions are ignored, unless the processor is in debug state, halting debug-mode. See the ARM Architecture Reference Manual for more details about debug state.

**Reserved PSR bits**

In Thumb-2, writes to reserved CPSR or SPSR bits are ignored in all modes.

--- Note ---

Thumb-2 provides access to the PSR with MRS and MSR instructions. Previously you had to change to ARM state for this.

---

2.1.1 The Application Program Status Register

The Application Program Status Register (APSR) is a name for the register containing those bits that deliver status information about the results of instructions.

For the purposes of this manual, the APSR is synonymous with the CPSR, but only the N, Z, C, V, Q and GE[3:0] bits of the CPSR are accessed using the APSR name.

2.1.2 The IT execution state bits

IT[7:5] encodes the base condition (that is, the top 3 bits of the condition specified by the IT instruction) for the current IT block, if any. It contains 0b000 when no IT block is active.

IT[4:0] encodes the number of instructions that are due to be conditionally executed, and whether the condition for each is the base condition code or the inverse of the base condition code. It contains 0b00000 when no IT block is active.
When an IT instruction is executed, these bits are set according to the condition in the instruction, and the *Then* and *Else* (T and E) parameters in the instruction (see IT on page 4-92 for details).

During execution of an IT block, IT[4:0] is shifted:
- to reduce the number of instructions to be conditionally executed by one
- to move the next bit into position to form the least significant bit of the condition code.

See Table 2-1 for the way the shift operates.

**Table 2-1 Shifting of IT execution state bits**

<table>
<thead>
<tr>
<th>Old state</th>
<th>New state</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond_base</td>
<td>P1</td>
</tr>
<tr>
<td>cond_base</td>
<td>P1</td>
</tr>
<tr>
<td>cond_base</td>
<td>P1</td>
</tr>
<tr>
<td>cond_base</td>
<td>P1</td>
</tr>
</tbody>
</table>

See Table 2-2 for the effect of each state.

**Table 2-2 Effect of IT execution state bits**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4-instruction IT block</td>
<td>cond_base</td>
<td>P1</td>
<td>P2</td>
<td>P3</td>
<td>P4</td>
<td>1</td>
</tr>
<tr>
<td>3-instruction IT block</td>
<td>cond_base</td>
<td>P1</td>
<td>P2</td>
<td>P3</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2-instruction IT block</td>
<td>cond_base</td>
<td>P1</td>
<td>P2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1-instruction IT block</td>
<td>cond_base</td>
<td>P1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0b000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>non-zero</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0bxxx</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
2.2 Changes to exception handling

Thumb-2 introduces some extra considerations in exception handling.

All Thumb-2 implementations must have:

- an IFAR
- a DFAR
- a memory read/write bit in the DFSRs.

For details, see the ARM Architecture Reference Manual.

This section describes the changes, in the following subsections:

- IRQ and FIQ
- Prefetch abort
- Data abort
- SVC on page 2-5
- Undefined instruction on page 2-5
- Exception link register on page 2-6.

2.2.1 IRQ and FIQ

Thumb-2 does not introduce any changes to the handling of IRQs or FIQs, except that exceptions cannot occur at the boundary between halfword1 and halfword2 of a 32-bit instruction. See New 32-bit Thumb instructions on page 1-4 for more information. No changes to code are required.

See also Non-maskable fast interrupt support on page 2-7.

2.2.2 Prefetch abort

Prefetch abort handlers must use the IFAR method to determine the aborting address.

This is because an instruction can span a page boundary. R14_abt indicates the address in the first page, but the abort might actually have occurred on the second page.

In Thumb-2, BL and BLX instructions are true 32-bit instructions. This means that even systems using only legacy code with none of the new Thumb instructions must use the IFAR method to determine the aborting address.

2.2.3 Data abort

Data abort handlers must use the DFAR register to determine the aborting address. This is because unaligned support introduced in ARMv6 can cause a data item to span a page boundary.
2.2.4 SVC

All Thumb SVCs are 16-bit instructions. This means that no changes are required to existing SVC (formerly SWI) code written for Thumb.

2.2.5 Undefined instruction

An Undefined instruction can be 16-bit or 32-bit.

An Undefined Instruction handler might be designed to return:

- after the instruction, if the Undefined instruction is being emulated
- to the instruction that generated the exception, if resuming from a debug breakpoint for example.

The value placed in R14_undef is the address of the Undefined instruction + 2, regardless of whether a 16-bit or a 32-bit instruction is involved. The following pseudo-code shows how an Undefined Instruction handler might load the instruction that caused the exception:

```plaintext
addr = R14_undef - 2
instr = Memory[addr,2]
if (instr >> 11) > 28 then /* 32-bit instruction */
    instr = (instr << 16) | Memory[addr+2,2]
    if (return after instruction wanted) then
        R14_undef += 2
```

After this, instr holds the instruction (in the range 0–0xE7FF for a 16-bit instruction, 0xE8000000–0xFFFFFFFF for a 32-bit instruction), and the exception can be returned from using:

```plaintext
SUBS PC,R14,#2
```

to return before the instruction or:

```plaintext
SUBS PC,R14,#0
```

to return after it.

**Divide by zero**

Thumb-2 adds signed and unsigned integer divide instructions SDIV and UDIV, in the ARMv7-R profile only. These instructions can have divide-by-zero trapping enabled. If it is not enabled, a division by zero produces a result of zero. If it is enabled, a division by zero causes an Undefined Instruction exception to occur on the SDIV or UDIV instruction.
2.2.6 Exception link register

Thumb-2 introduces a new control bit to control whether exceptions are taken in ARM or Thumb state (see Exception and reset handling in Thumb state on page 2-9). The exception link register is set so that the normal return instruction performs correctly. See Table 2-3 for the link register values for exceptions generated during execution of Thumb code.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Exception link register value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>UNPREDICTABLE</td>
</tr>
<tr>
<td>Undefined instruction</td>
<td>Address of Undefined instruction + 2</td>
</tr>
<tr>
<td>SVC</td>
<td>Address of SVC instruction + 2</td>
</tr>
<tr>
<td>Prefetch Abort</td>
<td>Address of aborted instruction fetch + 4</td>
</tr>
<tr>
<td>Data Abort</td>
<td>Address of the instruction that generated the abort + 8</td>
</tr>
<tr>
<td>IRQ</td>
<td>Address of the next instruction to be executed + 4</td>
</tr>
<tr>
<td>FIQ</td>
<td>Address of the next instruction to be executed + 4</td>
</tr>
</tbody>
</table>

2.2.7 Return from exceptions in Thumb-2

To return from an exception, an instruction must transfer the SPSR to the CPSR, and load the return address for execution to the PC. Either of the following instructions can be used for this:

RFE  
Return From Exception. See RFE on page 4-241 for details.

`SUBS PC, LR, #n`

Subtract n from the link register, place the result in the PC, and transfer the SPSR to the CPSR. See SUBS PC, LR on page 4-373 for details.

These instructions assume that the appropriate return address is the value saved in memory, with an offset of 0, +4, or +8.

There is one special case. When an Undefined Instruction exception occurs on a 32-bit Thumb instruction, the value stored in the LR is the address of the second halfword. The exception handling routine can increment this by 2 when it fetches the halfword as part of the emulation routine. It can then use SUBS PC, LR, #0 as the return mechanism.
2.3 Non-maskable fast interrupt support

Thumb-2 introduces support for Non-Maskable Fast Interrupts (NMFI):

- The behavior is controlled by a configuration input signal to the core, CFGNMFI. There is no software control.
- The value of CFGNMFI can be read from the NMFI bit, CP15 register 1 bit[27]:
  
  \[
  \begin{align*}
  \text{NMFI == 0} & \quad \text{FIQ behavior as defined in the ARM Architecture Reference Manual} \\
  \text{NMFI == 1} & \quad \text{FIQs behave as non-maskable fast interrupts.}
  \end{align*}
  \]

When the NMFI bit is 1:

- An instruction writing 0 to the CPSR F-bit clears it, but an instruction attempting to write 1 to it leaves it unchanged.
- The CPSR F-bit can only be set by an FIQ exception.
- In Non-Secure world, Security Extension restrictions apply to writes to the CPSR F-bit.

2.3.1 Security extension implications

The ARM Architecture Security Extensions can affect the usage model using two control bits in the Secure Control Register (SCR):

- the FW bit (SCR[4]) determines whether FIQs can be masked by software in the Non-Secure state
- the FIQ bit (SCR[2]) determines whether FIQs are handled in FIQ or Monitor mode.


Only three of the four combinations are generally useful:

- SCR[2] == 0, SCR[4] == 0. This is the reset condition for legacy code. This code never changes from the Secure state.
- SCR[2] == 1, SCR[4] == 0. This condition provides secure FIQs, Non-Secure state is prevented from altering the F-bit.
- SCR[2] == 0, SCR[4] == 1. In this condition, FIQs are handled locally in either Secure or Non-Secure state.

The NMFI bit in CP15 register 1 is not banked because it is a read-only register reading the configuration signal on the core.

Table 2-4 on page 2-8 shows a summary of the associated software behavior.
<table>
<thead>
<tr>
<th></th>
<th>NMFI == 0</th>
<th>NMFI == 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>NS-state == Secure</td>
<td>F-bit can be written to 0 or 1</td>
<td>F-bit can be written to 0 but not to 1</td>
</tr>
<tr>
<td>NS-state == Non-Secure, FW == 0</td>
<td>F-bit cannot be written</td>
<td>F-bit cannot be written</td>
</tr>
<tr>
<td>NS-state == Non-Secure, FW == 1</td>
<td>F-bit can be written to 0 or 1</td>
<td>F-bit can be written to 0 but not to 1</td>
</tr>
</tbody>
</table>
2.4 Exception and reset handling in Thumb state

Thumb-2 introduces a new control bit, the *Thumb Exception enable* (TE) bit. The TE bit controls whether exceptions are taken in ARM or Thumb state. This bit is only available in architecture variants that support the Thumb-2 instruction set. In architectures that do not support the Thumb instruction set, this bit reads as 0 and ignores writes.

The TE bit is bit[30] in CP15 register 1:

- **TE == 0** Exceptions are handled in ARM state. That is, on exception entry, the CPSR T and J bits are $T = 0, J = 0$.
- **TE == 1** Exceptions are handled in Thumb state. That is, on exception entry, the CPSR T and J bits are $T = 1, J = 0$.

There is an optional configuration input signal, **CFGTE**, associated with the TE bit. **CFGTE** controls the value of CP15 register 1 TE, and the CPSR T-bit on Reset. If a processor does not have a **CFGTE** input and ARM state is supported, the reset value of TE is 0.

2.4.1 TE bit and the Security Extensions

If both Thumb-2 and the Security Extensions are implemented, the TE bit is a banked bit. This separates the usage model in each security state. (The Secure and Non-Secure states have separate vector base address registers.) The TE bit has the same read/write access policy as the other CP15 register 1 banked fields in the Security Extensions architecture.

**CFGTE** controls both versions of the TE bit.
2.5 Unaligned access support

ARMv6 introduced unaligned support for word or halfword loads and stores. The unaligned and legacy (pre-ARMv6) behavior is supported by a new system control bit, the U-bit, in combination with the existing A-bit.

See Load and store alignment checks on page 2-11 for details of the behavior of all Thumb load and store instructions.

See Unaligned exception returns on page 2-12 for details of the behavior of exception return instructions.

——— Note ————

Use of U = 0 is deprecated in ARMv6T2, and obsolete from ARMv7.

From ARMv7, all accesses must comply with the U=1 alignment policy.

—————

For more information about alignment, see the ARM Architecture Reference Manual.
2.5.1 Load and store alignment checks

The checking of load and store alignment, for 16-bit and 32-bit instructions, is as follows:

- If U == 0 and A == 0:
  - Non halfword-aligned \texttt{LDR\{}S\texttt{H\{}T\texttt{}} and \texttt{STRH\{}T\texttt{}} are UNPREDICTABLE
  - Non halfword-aligned LDREXH and STREXH are UNPREDICTABLE
  - Non halfword-aligned TBH is UNPREDICTABLE
  - Non word-aligned \texttt{LDR\{}T\texttt{}} and \texttt{STR\{}T\texttt{}} are UNPREDICTABLE
  - Non word-aligned LDREX and STREX are UNPREDICTABLE
  - Non word-aligned LDMIA, LDMDB, POP, LDC, RFE ignore \texttt{addr[1:0]}
  - Non word-aligned STMIA, STMDB, PUSH, STC, SRS ignore \texttt{addr[1:0]}
  - Non doubleword-aligned LDRD and STRD are UNPREDICTABLE
  - Non doubleword-aligned LDREXD and STREXD are UNPREDICTABLE.

- If U == 1 and A == 0:
  - Non halfword-aligned \texttt{LDR\{}S\texttt{H\{}T\texttt{}} and \texttt{STRH\{}T\texttt{}} perform unaligned accesses
  - Non halfword-aligned LDREXH and STREXH produce Alignment faults
  - Non halfword-aligned TBH performs unaligned accesses
  - Non word-aligned \texttt{LDR\{}T\texttt{}} and \texttt{STR\{}T\texttt{}} perform unaligned accesses
  - Non word-aligned LDREX and STREX produce Alignment faults
  - Non word-aligned LDMIA, LDMDB, POP, LDC, RFE produce Alignment faults
  - Non word-aligned STMIA, STMDB, PUSH, STC, SRS produce Alignment faults
  - Non word-aligned LDRD and STRD produce Alignment faults
  - Non doubleword-aligned LDREXD and STREXD produce Alignment faults.

- If A == 1:
  - Non halfword-aligned \texttt{LDR\{}S\texttt{H\{}T\texttt{}} and \texttt{STRH\{}T\texttt{}} produce Alignment faults
  - Non halfword-aligned LDREXH and STREXH produce Alignment faults
  - Non halfword-aligned TBH produces Alignment faults
  - Non word-aligned \texttt{LDR\{}T\texttt{}} and \texttt{STR\{}T\texttt{}} produce Alignment faults
  - Non word-aligned LDREX and STREX produce Alignment faults
  - Non word-aligned LDMIA, LDMDB, POP, LDC, RFE produce Alignment faults
  - Non word-aligned STMIA, STMDB, PUSH, STC, SRS produce Alignment faults
  - If U == 0, non doubleword-aligned LDRD and STRD produce Alignment faults
  - If U == 1, non word-aligned LDRD and STRD produce Alignment faults
  - Non doubleword-aligned LDREXD and STREXD produce Alignment faults.
2.5.2 Unaligned exception returns

An exception return instruction (RFE or SUBS PC, LR, #imm8) writes an address to the PC. The alignment of this address must be correct for the instruction set in use after the exception return. The instruction set is controlled by the (J,T) bits of the value written to the CPSR:

- For a return to ARM code ((J,T) == (0,0)), the address written to the PC must be word-aligned.
- For a return to Thumb-2 code ((J,T) == (0,1)), the address written to the PC must be halfword-aligned.
- For a return to Jazelle® opcodes ((J,T) == (1,0)), there are no alignment restrictions on the address written to the PC.

The results of breaking these rules are UNPREDICTABLE. However, no special precautions are needed in software if the instructions are used to return after a valid exception entry mechanism. A valid entry mechanism ensures that the T-bit in the SPSR and the link address bits[1:0] in R14, or the stacked equivalents for RFE, provide valid return addresses for Thumb or ARM state as appropriate.
2.6 Endian support

All Thumb-2 instruction fetches are little-endian. Data accesses can be either little-endian or big-endian. For more information about endian support, see the ARM Architecture Reference Manual.

Note

Use of B = 1 is deprecated in ARMv6T2, and obsolete from ARMv7.

From ARMv7, all accesses must comply with the E-bit endian support policy.

2.6.1 Instruction alignment and byte ordering

In ARMv6 and above, all ARM and Thumb instructions are little-endian.

Thumb-2 enforces 16-bit alignment on all instructions. This means that 32-bit instructions are treated as two halfwords, hw1 and hw2, with hw1 at the lower address.

In instruction encoding diagrams, hw1 is shown to the left of hw2. This results in the encoding diagrams reading more naturally, and in a close correspondence between the ARM and Thumb encoding diagrams in some cases, particularly coprocessor instructions. However, it also makes the byte order of a 32-bit Thumb instruction differ from that of an ARM instruction. This is shown in Figure 2-1.

Figure 2-1 Instruction byte order in memory
### 2.7 Memory stores and exclusive access

The Operation sections of instruction definitions, other than the exclusive stores, do not include pseudo-code describing exclusive access support in multiprocessor systems with shared memory. If your system has shared memory, all memory writes include the operations described by the following pseudo-code:

```plaintext
If (Shared(address)) then
    physical_address = TLB(address)
    ClearExclusiveByAddress(physical_address, <size>)
```

For more information about exclusive access support, see the *ARM Architecture Reference Manual*. 
2.8 Hardware divide support

ARMv7 introduces signed and unsigned hardware divide instructions for the R and M profiles only. See SDIV on page 4-265 and UDIV on page 4-409 for details.

In the R profile, the DZ bit in the System Control register (bit[19] of CP15 register 1) is used to support Divide-by-zero fault detection. When DZ == 1, SDIV and UDIV generate a fault on a divide-by-zero. When DZ == 0, divide-by-zero returns a zero result. DZ is cleared to zero on reset.

— Note —

SDIV and UDIV are UNDEFINED in ARMv7-A.
Chapter 3
The Thumb Instruction Set

This chapter describes the Thumb® instruction set. It contains the following sections:

- Instruction set encoding on page 3-2
- Instruction encoding for 32-bit Thumb instructions on page 3-12
- Conditional execution on page 3-34
- UNDEFINED and UNPREDICTABLE instruction set space on page 3-36
- Usage of 0b1111 as a register specifier in 32-bit encodings on page 3-38
- Usage of 0b1101 as a register specifier on page 3-41
- Thumb-2 and VFP support on page 3-43.
3.1 Instruction set encoding

Thumb instructions are either 16-bit or 32-bit. Bits[15:11] of the halfword that the PC points to determine whether it is a 16-bit instruction, or whether the following halfword is the second part of a 32-bit instruction.

Table 3-1 shows how the instruction set space is divided between 16-bit and 32-bit instructions. An x in the encoding indicates any bit, except that any combination of bits already defined is excluded.

<table>
<thead>
<tr>
<th>hw1[15:11]</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b11100</td>
<td>Thumb 16-bit unconditional branch instruction, defined in all Thumb architectures.</td>
</tr>
<tr>
<td>0b111xx</td>
<td>Thumb 32-bit instructions, defined in Thumb-2, see Instruction encoding for 32-bit Thumb instructions on page 3-12.</td>
</tr>
<tr>
<td>0bxxxxx</td>
<td>Thumb 16-bit instructions.</td>
</tr>
</tbody>
</table>
### 3.2 Instruction encoding for 16-bit Thumb instructions

Figure 3-1 shows the main divisions of the Thumb 16-bit instruction set space. An entry in square brackets, for example [1], indicates a note below the table.

![Thumb Instruction Set Overview](image)

#### Figure 3-1 Thumb instruction set overview

1. opcode != 0b11.
2. cond != 0b111x.
3. The form with L==1 is UNPREDICTABLE before ARMv5T.
4. This is an UNDEFINED instruction before ARMv5T.
For further information about these instructions, see:
- Table 3-2 for shift (by immediate) and move (register) instructions
- Table 3-3 for add and subtract (register) instructions
- Table 3-4 on page 3-5 for add and subtract (3-bit immediate) instructions
- Table 3-5 on page 3-5 for add, subtract, compare and move (8-bit immediate) instructions
- Table 3-6 on page 3-6 for data processing (register) instructions
- Table 3-7 on page 3-6 for special data processing instructions
- Table 3-8 on page 3-7 for branch and exchange instruction set instructions
- \textit{LDR (literal)} on page 4-102 for load from literal pool instructions
- Table 3-9 on page 3-7 for load and store (register offset) instructions
- Table 3-10 on page 3-7 for load and store, word or byte (immediate offset) instructions
- Table 3-11 on page 3-7 for load and store, halfword (immediate offset) instructions
- Table 3-12 on page 3-8 for load from or store to stack instructions
- Table 3-13 on page 3-8 for add 8-bit immediate to SP or PC instructions
- \textit{Miscellaneous instructions} on page 3-9 for miscellaneous instructions
- Table 3-14 on page 3-8 for load and store multiple instructions
- \textit{B} on page 4-38 for conditional branch instructions
- \textit{SVC (formerly SWI)} on page 4-375 for service (system) call instructions
- \textit{B} on page 4-38 for unconditional branch instructions.

\textbf{Table 3-2 Shift by immediate and move (register) instructions}

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opcode</th>
<th>imm5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move register (not in IT block)</td>
<td>\textit{MOV (register)} on page 4-168</td>
<td>0b00</td>
<td>0b00000</td>
</tr>
<tr>
<td>Logical shift left</td>
<td>\textit{LSL (immediate)} on page 4-150</td>
<td>0b00</td>
<td>!(=) 0b00000</td>
</tr>
<tr>
<td>Logical shift right</td>
<td>\textit{LSR (immediate)} on page 4-154</td>
<td>0b01</td>
<td>any</td>
</tr>
<tr>
<td>Arithmetic shift right</td>
<td>\textit{ASR (immediate)} on page 4-34</td>
<td>0b10</td>
<td>any</td>
</tr>
</tbody>
</table>

\textbf{Table 3-3 Add and subtract (register) instructions}

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add register</td>
<td>\textit{ADD (register)} on page 4-22</td>
<td>0b0</td>
</tr>
<tr>
<td>Subtract register</td>
<td>\textit{SUB (register)} on page 4-367</td>
<td>0b1</td>
</tr>
</tbody>
</table>
### Table 3-4 Add and subtract (3-bit immediate) instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add immediate</td>
<td>ADD (immediate) on page 4-20</td>
<td>0b0</td>
</tr>
<tr>
<td>Subtract immediate</td>
<td>SUB (immediate) on page 4-365</td>
<td>0b1</td>
</tr>
</tbody>
</table>

### Table 3-5 Add, subtract, compare, and move (8-bit immediate) instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move immediate</td>
<td>MOV (immediate) on page 4-166</td>
<td>0b00</td>
</tr>
<tr>
<td>Compare immediate</td>
<td>CMP (immediate) on page 4-72</td>
<td>0b01</td>
</tr>
<tr>
<td>Add immediate</td>
<td>ADD (immediate) on page 4-20</td>
<td>0b10</td>
</tr>
<tr>
<td>Subtract immediate</td>
<td>SUB (immediate) on page 4-365</td>
<td>0b11</td>
</tr>
</tbody>
</table>
### Table 3-6 Data processing (register) instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bitwise AND</td>
<td>AND (register) on page 4-32</td>
<td>0b0000</td>
</tr>
<tr>
<td>Bitwise Exclusive OR</td>
<td>EOR (register) on page 4-88</td>
<td>0b0001</td>
</tr>
<tr>
<td>Logical Shift Left</td>
<td>LSL (register) on page 4-152</td>
<td>0b0010</td>
</tr>
<tr>
<td>Logical Shift Right</td>
<td>LSR (register) on page 4-156</td>
<td>0b0011</td>
</tr>
<tr>
<td>Arithmetic shift right</td>
<td>ASR (register) on page 4-36</td>
<td>0b0100</td>
</tr>
<tr>
<td>Add with carry</td>
<td>ADC (register) on page 4-18</td>
<td>0b0101</td>
</tr>
<tr>
<td>Subtract with Carry</td>
<td>SBC (register) on page 4-261</td>
<td>0b0110</td>
</tr>
<tr>
<td>Rotate Right</td>
<td>ROR (register) on page 4-245</td>
<td>0b0111</td>
</tr>
<tr>
<td>Test</td>
<td>TST (register) on page 4-399</td>
<td>0b1000</td>
</tr>
<tr>
<td>Reverse subtract (from zero)</td>
<td>RSB (immediate) on page 4-249</td>
<td>0b1001</td>
</tr>
<tr>
<td>Compare</td>
<td>CMP (register) on page 4-74</td>
<td>0b1010</td>
</tr>
<tr>
<td>Compare Negative</td>
<td>CMN (register) on page 4-70</td>
<td>0b1011</td>
</tr>
<tr>
<td>Logical OR</td>
<td>ORR (register) on page 4-197</td>
<td>0b1100</td>
</tr>
<tr>
<td>Multiply</td>
<td>MUL on page 4-181</td>
<td>0b1101</td>
</tr>
<tr>
<td>Bit Clear</td>
<td>BIC (register) on page 4-46</td>
<td>0b1110</td>
</tr>
<tr>
<td>Move Negative</td>
<td>MVN (register) on page 4-185</td>
<td>0b1111</td>
</tr>
</tbody>
</table>

### Table 3-7 Special data processing instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add (register, including high registers)</td>
<td>ADD (register) on page 4-22</td>
<td>0b00</td>
</tr>
<tr>
<td>Compare (register, including high registers)</td>
<td>CMP (register) on page 4-74</td>
<td>0b01</td>
</tr>
<tr>
<td>Move (register, including high registers)</td>
<td>MOV (register) on page 4-168</td>
<td>0b10</td>
</tr>
</tbody>
</table>
### Table 3-8 Branch and exchange instruction set instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch and Exchange</td>
<td>BX on page 4-54</td>
<td>0b0</td>
</tr>
<tr>
<td>Branch with Link and Exchange</td>
<td>BLX (register) on page 4-52</td>
<td>0b1</td>
</tr>
</tbody>
</table>

### Table 3-9 Load and store (register offset) instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Store word</td>
<td>STR (register) on page 4-339</td>
<td>0b000</td>
</tr>
<tr>
<td>Store halfword</td>
<td>STRH (register) on page 4-359</td>
<td>0b001</td>
</tr>
<tr>
<td>Store byte</td>
<td>STRB (register) on page 4-343</td>
<td>0b010</td>
</tr>
<tr>
<td>Load signed byte</td>
<td>LDRSB (register) on page 4-136</td>
<td>0b011</td>
</tr>
<tr>
<td>Load word</td>
<td>LDR (register) on page 4-104</td>
<td>0b100</td>
</tr>
<tr>
<td>Load unsigned halfword</td>
<td>LDRH (register) on page 4-128</td>
<td>0b101</td>
</tr>
<tr>
<td>Load unsigned byte</td>
<td>LDRB (register) on page 4-110</td>
<td>0b110</td>
</tr>
<tr>
<td>Load signed halfword</td>
<td>LDRSH (register) on page 4-144</td>
<td>0b111</td>
</tr>
</tbody>
</table>

### Table 3-10 Load and store, word or byte (5-bit immediate offset) instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>B</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Store word</td>
<td>STR (immediate) on page 4-337</td>
<td>0b0</td>
<td>0b0</td>
</tr>
<tr>
<td>Load word</td>
<td>LDR (immediate) on page 4-100</td>
<td>0b0</td>
<td>0b1</td>
</tr>
<tr>
<td>Store byte</td>
<td>STRB (immediate) on page 4-341</td>
<td>0b1</td>
<td>0b0</td>
</tr>
<tr>
<td>Load byte</td>
<td>LDRB (immediate) on page 4-106</td>
<td>0b1</td>
<td>0b1</td>
</tr>
</tbody>
</table>

### Table 3-11 Load and store halfword (5-bit immediate offset) instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Store halfword</td>
<td>STRH (immediate) on page 4-357</td>
<td>0b0</td>
</tr>
<tr>
<td>Load halfword</td>
<td>LDRH (immediate) on page 4-124</td>
<td>0b1</td>
</tr>
</tbody>
</table>
### Table 3-12 Load from stack and store to stack instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Store to stack</td>
<td><code>STR (immediate)</code> on page 4-337</td>
<td>0b0</td>
</tr>
<tr>
<td>Load from stack</td>
<td><code>LDR (immediate)</code> on page 4-100</td>
<td>0b1</td>
</tr>
</tbody>
</table>

### Table 3-13 Add 8-bit immediate to SP or PC instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>SP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add (PC plus immediate)</td>
<td><code>ADR</code> on page 4-28</td>
<td>0b0</td>
</tr>
<tr>
<td>Add (SP plus immediate)</td>
<td><code>ADD (SP plus immediate)</code> on page 4-24</td>
<td>0b1</td>
</tr>
</tbody>
</table>

### Table 3-14 Load and store multiple instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Store multiple</td>
<td><code>STMIA / STMEA</code> on page 4-335</td>
<td>0b0</td>
</tr>
<tr>
<td>Load multiple</td>
<td><code>LDMIA / LDMFD</code> on page 4-98</td>
<td>0b1</td>
</tr>
</tbody>
</table>
3.2.1 Miscellaneous instructions

Figure 3-2 lists miscellaneous Thumb instructions. An entry in square brackets, for example [1], indicates a note below the figure.

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adjust stack pointer</td>
<td>1 0 1 1 0 0 0 0 opc imm7</td>
</tr>
<tr>
<td>Sign/zero extend [2]</td>
<td>1 0 1 1 0 0 1 0 opc Rm Rd</td>
</tr>
<tr>
<td>Compare and Branch on (Non-)Zero [3]</td>
<td>1 0 1 1 N 0 i 1 imm5 Rd</td>
</tr>
<tr>
<td>Push/pop register list</td>
<td>1 0 1 1 L 1 0 R register list</td>
</tr>
<tr>
<td>UNPREDICTABLE</td>
<td>1 0 1 1 0 1 1 0 0 1 0 0 x x x</td>
</tr>
<tr>
<td>Set Endianness [2]</td>
<td>1 0 1 1 0 1 1 0 0 1 0 1 E (0) (0) (0)</td>
</tr>
<tr>
<td>Change Processor State [2]</td>
<td>1 0 1 1 0 1 1 0 0 1 1 im 0 A</td>
</tr>
<tr>
<td>UNPREDICTABLE</td>
<td>1 0 1 1 0 1 1 0 0 1 1 x 1 x x x</td>
</tr>
<tr>
<td>Reverse bytes [2]</td>
<td>1 0 1 1 1 0 1 1 0 opc imm8</td>
</tr>
<tr>
<td>Software breakpoint [1]</td>
<td>1 0 1 1 1 1 1 1 0 imm8</td>
</tr>
<tr>
<td>If-Then instructions [3]</td>
<td>1 0 1 1 1 1 1 1 cond mask (l=0b0000)</td>
</tr>
<tr>
<td>NOP-compatible hints [3]</td>
<td>1 0 1 1 1 1 1 1 hint mask (l=0b0000)</td>
</tr>
</tbody>
</table>

Figure 3-2 Miscellaneous Thumb instructions

1. This is an **UNDEFINED** instruction before ARMv5.
2. These are **UNDEFINED** instructions before ARMv6.
3. These are **UNDEFINED** instructions before Thumb-2.

--- Note ---

Any instruction with bits[15:12] = 1011, that is not shown in Figure 3-2, is an **UNDEFINED** instruction.

For further information about these instructions, see:

- Table 3-15 on page 3-10 for adjust stack pointer instructions
- Table 3-16 on page 3-10 for sign or zero extend instructions
- Table 3-17 on page 3-10 for compare (non-)zero and branch instructions
- Table 3-18 on page 3-10 for push and pop instructions
- **SETEND** on page 4-269 for the set endianness instruction
- **CPS** on page 4-76 for the change processor state instruction
- Table 3-19 on page 3-11 for reverse bytes instructions
- **BKPT** on page 4-48 for the software breakpoint instruction
- **IT** on page 4-92 for the If-Then instruction
- Table 3-20 on page 3-11 for NOP-compatible hint instructions.
### Table 3-15 Adjust stack pointer instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Increment stack pointer</td>
<td>\texttt{ADD (SP plus immediate)} on page 4-24</td>
<td>\texttt{0b0}</td>
</tr>
<tr>
<td>Decrement stack pointer</td>
<td>\texttt{SUB (SP minus immediate)} on page 4-369</td>
<td>\texttt{0b1}</td>
</tr>
</tbody>
</table>

### Table 3-16 Sign or zero extend instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed Extend Halfword</td>
<td>\texttt{SXTH} on page 4-387</td>
<td>\texttt{0b00}</td>
</tr>
<tr>
<td>Signed Extend Byte</td>
<td>\texttt{SXTB} on page 4-383</td>
<td>\texttt{0b01}</td>
</tr>
<tr>
<td>Unsigned Extend Halfword</td>
<td>\texttt{UXTH} on page 4-465</td>
<td>\texttt{0b10}</td>
</tr>
<tr>
<td>Unsigned Extend Byte</td>
<td>\texttt{UXTB} on page 4-461</td>
<td>\texttt{0b11}</td>
</tr>
</tbody>
</table>

### Table 3-17 Compare and branch on (non-)zero instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>N</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compare and branch on zero</td>
<td>\texttt{CBZ} on page 4-60</td>
<td>\texttt{0b0}</td>
</tr>
<tr>
<td>Compare and branch on non-zero</td>
<td>\texttt{CBNZ} on page 4-58</td>
<td>\texttt{0b1}</td>
</tr>
</tbody>
</table>

### Table 3-18 Push and pop instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push registers</td>
<td>\texttt{PUSH} on page 4-211</td>
<td>\texttt{0b0}</td>
</tr>
<tr>
<td>Pop registers</td>
<td>\texttt{POP} on page 4-209</td>
<td>\texttt{0b1}</td>
</tr>
</tbody>
</table>
### Table 3-19 Reverse byte instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>opc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte-Reverse Word</td>
<td>REV on page 4-235</td>
<td>0b00</td>
</tr>
<tr>
<td>Byte-Reverse Packed Halfword</td>
<td>REV16 on page 4-237</td>
<td>0b01</td>
</tr>
<tr>
<td>UNDEFINED</td>
<td>-</td>
<td>0b10</td>
</tr>
<tr>
<td>Byte-Reverse Signed Halfword</td>
<td>REVSH on page 4-239</td>
<td>0b11</td>
</tr>
</tbody>
</table>

### Table 3-20 NOP-compatible hint instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>hint</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operation</td>
<td>NOP on page 4-189</td>
<td>0b0000</td>
</tr>
<tr>
<td>Yield</td>
<td>YIELD on page 4-471</td>
<td>0b0001</td>
</tr>
<tr>
<td>Wait For Event</td>
<td>WFE on page 4-467</td>
<td>0b0010</td>
</tr>
<tr>
<td>Wait For Interrupt</td>
<td>WFI on page 4-469</td>
<td>0b0011</td>
</tr>
<tr>
<td>Send event</td>
<td>SEV on page 4-271</td>
<td>0b0100</td>
</tr>
</tbody>
</table>
3.3 Instruction encoding for 32-bit Thumb instructions

Figure 3-3 shows the main divisions of the Thumb 32-bit instruction set space.

The following sections give further details of each instruction type shown in Figure 3-3.

This section contains the following subsections:

- Data processing instructions: immediate, including bitfield and saturate on page 3-13
- Data processing instructions, non-immediate on page 3-17
- Load and store single data item, memory hints on page 3-26
- Load/store double and exclusive, and table branch on page 3-28
- Load and store multiple, RFE, and SRS on page 3-30
- Branches, miscellaneous control instructions on page 3-31
- Coprocessor instructions on page 3-33.
3.3.1 Data processing instructions: immediate, including bitfield and saturate

Figure 3-4 shows the encodings for:
- data processing instructions with an immediate operand
- data processing instructions with bitfield or saturating operations.

![Table](image)

**Figure 3-4 Data processing instructions: immediate, bitfield, and saturating**

This section contains the following subsections:
- *Data processing instructions with modified 12-bit immediate* on page 3-14
- *Data processing instructions with plain 12-bit immediate* on page 3-15
- *Data processing instructions with plain 16-bit immediate* on page 3-15
- *Data processing instructions, bitfield and saturate* on page 3-16.
Data processing instructions with modified 12-bit immediate

Table 3-21 gives the opcodes and locations of further information about the data processing instructions with modified 12-bit immediate data. For information about modified 12-bit immediate data, see Immediate constants on page 4-8.

In these instructions, if the S bit is set, the instruction updates the condition code flags according to the results of the instruction, see Conditional execution on page 3-34.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add with carry</td>
<td>ADC (immediate) on page 4-16</td>
<td>0b1010</td>
<td></td>
</tr>
<tr>
<td>Add</td>
<td>ADD (immediate) on page 4-20</td>
<td>0b1000</td>
<td></td>
</tr>
<tr>
<td>Logical AND</td>
<td>AND (immediate) on page 4-30</td>
<td>0b0000</td>
<td></td>
</tr>
<tr>
<td>Bit clear</td>
<td>BIC (immediate) on page 4-44</td>
<td>0b0001</td>
<td></td>
</tr>
<tr>
<td>Compare negative</td>
<td>CMN (immediate) on page 4-68</td>
<td>0b1000</td>
<td>ADD with Rd == 0b1111, S == 1</td>
</tr>
<tr>
<td>Compare</td>
<td>CMP (immediate) on page 4-72</td>
<td>0b1101</td>
<td>SUB with Rd == 0b1111, S == 1</td>
</tr>
<tr>
<td>Exclusive OR</td>
<td>EOR (immediate) on page 4-86</td>
<td>0b0100</td>
<td></td>
</tr>
<tr>
<td>Move</td>
<td>MOV (immediate) on page 4-166</td>
<td>0b0010</td>
<td>ORR with Rn == 0b1111</td>
</tr>
<tr>
<td>Move negative</td>
<td>MVN (immediate) on page 4-183</td>
<td>0b0011</td>
<td>ORN with Rn == 0b1111</td>
</tr>
<tr>
<td>Logical OR NOT</td>
<td>ORN (immediate) on page 4-191</td>
<td>0b0011</td>
<td></td>
</tr>
<tr>
<td>Logical OR</td>
<td>ORR (immediate) on page 4-195</td>
<td>0b0010</td>
<td></td>
</tr>
<tr>
<td>Reverse subtract</td>
<td>RSB (immediate) on page 4-249</td>
<td>0b1110</td>
<td></td>
</tr>
<tr>
<td>Subtract with carry</td>
<td>SBC (immediate) on page 4-259</td>
<td>0b1011</td>
<td></td>
</tr>
<tr>
<td>Subtract</td>
<td>SUB (immediate) on page 4-365</td>
<td>0b1101</td>
<td></td>
</tr>
<tr>
<td>Test equal</td>
<td>TEQ (immediate) on page 4-393</td>
<td>0b0100</td>
<td>EOR with Rd == 0b1111, S == 1</td>
</tr>
<tr>
<td>Test</td>
<td>TST (immediate) on page 4-397</td>
<td>0b0000</td>
<td>AND with Rd == 0b1111, S == 1</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP bits are UNDEFINED.
Data processing instructions with plain 12-bit immediate

Table 3-22 gives the opcodes and locations of further information about the data processing instructions with plain 12-bit immediate data.

In these instructions, the immediate value is in $i:imm3:imm8$.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>OP2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add wide</td>
<td>ADD (immediate)</td>
<td>0</td>
<td>0b00</td>
</tr>
<tr>
<td>Subtract wide</td>
<td>SUB (immediate)</td>
<td>1</td>
<td>0b10</td>
</tr>
<tr>
<td>Address (before current instruction)</td>
<td>ADR on page 4-28, encoding T2</td>
<td>0</td>
<td>0b10</td>
</tr>
<tr>
<td>Address (after current instruction)</td>
<td>ADR on page 4-28, encoding T3</td>
<td>1</td>
<td>0b00</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and OP2 bits are UNDEFINED.

Data processing instructions with plain 16-bit immediate

Table 3-23 gives the opcodes and locations of further information about the data processing instructions with plain 16-bit immediate data.

In these instructions, the immediate value is in $imm4:i:imm3:imm8$.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>OP2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move top</td>
<td>MOV (immediate)</td>
<td>1</td>
<td>0b00</td>
</tr>
<tr>
<td>Move wide</td>
<td>MOV (immediate)</td>
<td>0</td>
<td>0b00</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and OP2 bits are UNDEFINED.
Data processing instructions, bitfield and saturate

Table 3-24 gives the opcodes and locations of further information about saturation, bitfield extract, clear, and insert instructions.

**Table 3-24 Miscellaneous data processing instructions**

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit Field Clear</td>
<td>\textit{BFC} on page 4-40</td>
<td>0b011</td>
<td>\textit{Rn == 0b1111}, meaning #0</td>
</tr>
<tr>
<td>Bit Field Insert</td>
<td>\textit{BFI} on page 4-42</td>
<td>0b011</td>
<td></td>
</tr>
<tr>
<td>Signed Bit Field extract</td>
<td>\textit{SBFX} on page 4-263</td>
<td>0b010</td>
<td></td>
</tr>
<tr>
<td>Signed saturate, LSL</td>
<td>\textit{SSAT} on page 4-321</td>
<td>0b000</td>
<td></td>
</tr>
<tr>
<td>Signed saturate, ASR</td>
<td>\textit{SSAT} on page 4-321</td>
<td>0b001</td>
<td></td>
</tr>
<tr>
<td>Signed saturate 16-bit</td>
<td>\textit{SSAT16} on page 4-323</td>
<td>0b001</td>
<td>shift_imm == 0</td>
</tr>
<tr>
<td>Unsigned Bit Field extract</td>
<td>\textit{UBFX} on page 4-407</td>
<td>0b110</td>
<td></td>
</tr>
<tr>
<td>Unsigned saturate, LSL</td>
<td>\textit{USAT} on page 4-445</td>
<td>0b100</td>
<td></td>
</tr>
<tr>
<td>Unsigned saturate, ASR</td>
<td>\textit{USAT} on page 4-445</td>
<td>0b101</td>
<td></td>
</tr>
<tr>
<td>Unsigned saturate 16-bit</td>
<td>\textit{USAT16} on page 4-447</td>
<td>0b101</td>
<td>shift_imm == 0</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP bits are UNDEFINED.
3.3.2 Data processing instructions, non-immediate

Figure 3-5 shows the encodings for data processing instructions without an immediate operand.

In these instructions, if the S bit is set, the instruction updates the condition code flags according to the results of the instruction, see Conditional execution on page 3-34.

<table>
<thead>
<tr>
<th>General format</th>
<th>Data processing, constant shift</th>
<th>Register-controlled shift</th>
<th>Sign or zero extension, with optional addition</th>
<th>SIMD add or subtract</th>
<th>Other three register data processing</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1</td>
<td>OP S Rn S B Z imm3 Rd imm2 type Rm</td>
<td>1 1 1 1 0 1 0 0</td>
<td>OP S Rn 1 1 1 1 Rd 0</td>
<td>OP Rn 1 1 1 1 Rd 1 S B Z rot</td>
<td>OP Rn 1 1 1 1 Rd 1 OP2</td>
<td>Not 1111</td>
</tr>
<tr>
<td>32-bit multiplies and Sum of absolute differences, with or without accumulate</td>
<td>1 1 1 1 0 1 1 0</td>
<td>OP Rn Racc Rd OP2</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64-bit multiplies and multiply-accumulate, divide</td>
<td>1 1 1 1 0 1 1 1</td>
<td>OP Rn RdLo RdHi OP2</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 3-5 Data processing instructions, non-immediate

This section contains the following subsections:

- Data processing instructions with constant shift on page 3-18
- Register-controlled shift instructions on page 3-19
- Signed and unsigned extend instructions with optional addition on page 3-20
- SIMD add and subtract on page 3-21
- Other three register data processing instructions on page 3-23
- 32-bit multiplies and sum of absolute differences, with or without accumulate on page 3-24
- 64-bit multiply, multiply-accumulate, and divide instructions on page 3-25.
Data processing instructions with constant shift

Table 3-25 gives the opcodes and locations of further information about the data processing instructions with a constant shift applied to the second operand register. For information about constant shifts, see Constant shifts applied to a register on page 4-10.

In these instructions, if the S bit is set, the instruction updates the condition code flags according to the results of the instruction, see Conditional execution on page 3-34.

The shift type is encoded in hw2[5:4]. The shift value is encoded in hw2[14:12,7:6].

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add with carry</td>
<td>ADC (register) on page 4-18</td>
<td>0b1010</td>
<td></td>
</tr>
<tr>
<td>Add</td>
<td>ADD (register) on page 4-22</td>
<td>0b1000</td>
<td></td>
</tr>
<tr>
<td>Logical AND</td>
<td>AND (register) on page 4-32</td>
<td>0b0000</td>
<td></td>
</tr>
<tr>
<td>Bit clear</td>
<td>BIC (register) on page 4-46</td>
<td>0b0001</td>
<td></td>
</tr>
<tr>
<td>Compare negative</td>
<td>CMN (register) on page 4-70</td>
<td>0b1000</td>
<td>ADD with Rd == 0b1111, S == 1</td>
</tr>
<tr>
<td>Compare</td>
<td>CMP (register) on page 4-74</td>
<td>0b1101</td>
<td>SUB with Rd == 0b1111, S == 1</td>
</tr>
<tr>
<td>Exclusive OR</td>
<td>EOR (register) on page 4-88</td>
<td>0b0100</td>
<td></td>
</tr>
<tr>
<td>Move, and immediate shift</td>
<td>Move, and immediate shift instructions on page 3-19</td>
<td>0b0010</td>
<td>ORR with Rn == 0b1111</td>
</tr>
<tr>
<td>Move negative</td>
<td>MVN (register) on page 4-185</td>
<td>0b0011</td>
<td>ORN with Rn == 0b1111</td>
</tr>
<tr>
<td>Logical OR NOT</td>
<td>ORN (register) on page 4-193</td>
<td>0b0011</td>
<td></td>
</tr>
<tr>
<td>Logical OR</td>
<td>ORR (register) on page 4-197</td>
<td>0b0010</td>
<td></td>
</tr>
<tr>
<td>Pack halfword, BT</td>
<td>PKH on page 4-199</td>
<td>0b0110</td>
<td>shift_type == 0b00 (LSL), S == 0</td>
</tr>
<tr>
<td>Pack halfword, TB</td>
<td>PKH on page 4-199</td>
<td>0b0110</td>
<td>shift_type == 0b10 (ASR), S == 0</td>
</tr>
<tr>
<td>Reverse subtract</td>
<td>RSB (register) on page 4-251</td>
<td>0b1110</td>
<td></td>
</tr>
<tr>
<td>Subtract with carry</td>
<td>SBC (register) on page 4-261</td>
<td>0b1011</td>
<td></td>
</tr>
<tr>
<td>Subtract</td>
<td>SUB (register) on page 4-367</td>
<td>0b1101</td>
<td></td>
</tr>
<tr>
<td>Test equal</td>
<td>TEQ (register) on page 4-395</td>
<td>0b0100</td>
<td>EOR with Rd == 0b1111, S == 1</td>
</tr>
<tr>
<td>Test</td>
<td>TST (register) on page 4-399</td>
<td>0b0000</td>
<td>AND with Rd == 0b1111, S == 1</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP bits are UNDEFINED.

Instructions of this format with OP == 0b0110 are UNDEFINED if S == 1 or shift_type == 0b01 or shift_type == 0b11.
Move, and immediate shift instructions

Table 3-26 gives the locations of further information about the move, and immediate shift instructions.

In these instructions, if the S bit is set, the instruction updates the condition code flags according to the results of the instruction, see Conditional execution on page 3-34.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction Type</th>
<th>OP</th>
<th>OP2</th>
<th>imm5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move</td>
<td>MOV (register)</td>
<td>0b00</td>
<td></td>
<td>0b000000</td>
</tr>
<tr>
<td>Logical Shift Left</td>
<td>LSL (immediate)</td>
<td>0b00</td>
<td></td>
<td>not 0b00000</td>
</tr>
<tr>
<td>Logical Shift Right</td>
<td>LSR (immediate)</td>
<td>0b01</td>
<td></td>
<td>any</td>
</tr>
<tr>
<td>Arithmetic Shift Right</td>
<td>ASR (immediate)</td>
<td>0b10</td>
<td></td>
<td>any</td>
</tr>
<tr>
<td>Rotate Right</td>
<td>ROR (immediate)</td>
<td>0b11</td>
<td></td>
<td>not 0b00000</td>
</tr>
<tr>
<td>Rotate Right with Extend</td>
<td>RRX</td>
<td>0b11</td>
<td></td>
<td>0b000000</td>
</tr>
</tbody>
</table>

Register-controlled shift instructions

Table 3-27 gives the opcodes and locations of further information about the register-controlled shift instructions.

In these instructions, if the S bit is set, the instruction updates the condition code flags according to the results of the instruction, see Conditional execution on page 3-34.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction Type</th>
<th>OP</th>
<th>OP2</th>
<th>imm5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logical Shift Left</td>
<td>LSL (register)</td>
<td>0b00</td>
<td></td>
<td>0b000</td>
</tr>
<tr>
<td>Logical Shift Right</td>
<td>LSR (register)</td>
<td>0b01</td>
<td></td>
<td>0b000</td>
</tr>
<tr>
<td>Arithmetic Shift Right</td>
<td>ASR (register)</td>
<td>0b10</td>
<td></td>
<td>0b000</td>
</tr>
<tr>
<td>Rotate Right</td>
<td>ROR (register)</td>
<td>0b11</td>
<td></td>
<td>0b000</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and OP2 bits are UNDEFINED.
Signed and unsigned extend instructions with optional addition

Table 3-28 gives the opcodes and locations of further information about the signed and unsigned (zero) extend instructions with optional addition.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed extend byte and add</td>
<td><em>SXTAB</em> on page 4-377</td>
<td>0b100</td>
<td>Not R15</td>
</tr>
<tr>
<td>Signed extend two bytes to halfwords, and add</td>
<td><em>SXTAB16</em> on page 4-379</td>
<td>0b010</td>
<td>Not R15</td>
</tr>
<tr>
<td>Signed extend halfword and add</td>
<td><em>SXTAH</em> on page 4-381</td>
<td>0b000</td>
<td>Not R15</td>
</tr>
<tr>
<td>Signed extend byte</td>
<td><em>SXTB</em> on page 4-383</td>
<td>0b100</td>
<td>0b1111</td>
</tr>
<tr>
<td>Signed extend two bytes to halfwords</td>
<td><em>SXTB16</em> on page 4-385</td>
<td>0b010</td>
<td>0b1111</td>
</tr>
<tr>
<td>Signed extend halfword</td>
<td><em>SXTH</em> on page 4-387</td>
<td>0b000</td>
<td>0b1111</td>
</tr>
<tr>
<td>Unsigned extend byte and add</td>
<td><em>UXTAB</em> on page 4-455</td>
<td>0b101</td>
<td>Not R15</td>
</tr>
<tr>
<td>Unsigned extend two bytes to halfwords, and add</td>
<td><em>UXTAB16</em> on page 4-457</td>
<td>0b011</td>
<td>Not R15</td>
</tr>
<tr>
<td>Unsigned extend halfword and add</td>
<td><em>UXTAH</em> on page 4-459</td>
<td>0b001</td>
<td>Not R15</td>
</tr>
<tr>
<td>Unsigned extend byte</td>
<td><em>UXTB</em> on page 4-461</td>
<td>0b101</td>
<td>0b1111</td>
</tr>
<tr>
<td>Unsigned extend two bytes to halfwords</td>
<td><em>UXTB16</em> on page 4-463</td>
<td>0b011</td>
<td>0b1111</td>
</tr>
<tr>
<td>Unsigned extend halfword</td>
<td><em>UXTH</em> on page 4-465</td>
<td>0b001</td>
<td>0b1111</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP bits are UNDEFINED.
SIMD add and subtract

Table 3-29 gives the opcodes and locations of further information about Single Instruction, Multiple Data (SIMD) instructions.

The meanings of the prefix letters and the instruction mnemonics are explained in Table 3-30 on page 3-22.

### Table 3-29 SIMD instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>OP</th>
<th>Prefix</th>
<th>Instruction</th>
<th>OP</th>
<th>Prefix</th>
</tr>
</thead>
<tbody>
<tr>
<td>QADD16 on page 4-215</td>
<td>0b001</td>
<td>0b001</td>
<td>UADD16 on page 4-401</td>
<td>0b001</td>
<td>0b100</td>
</tr>
<tr>
<td>QADD8 on page 4-217</td>
<td>0b000</td>
<td>0b001</td>
<td>UADD8 on page 4-403</td>
<td>0b000</td>
<td>0b100</td>
</tr>
<tr>
<td>QASX on page 4-219</td>
<td>0b010</td>
<td>0b001</td>
<td>UASX on page 4-405</td>
<td>0b010</td>
<td>0b100</td>
</tr>
<tr>
<td>QSUB16 on page 4-229</td>
<td>0b101</td>
<td>0b001</td>
<td>UHADD16 on page 4-411</td>
<td>0b001</td>
<td>0b110</td>
</tr>
<tr>
<td>QSUB8 on page 4-231</td>
<td>0b100</td>
<td>0b001</td>
<td>UHADD8 on page 4-413</td>
<td>0b000</td>
<td>0b110</td>
</tr>
<tr>
<td>QASX on page 4-225</td>
<td>0b110</td>
<td>0b001</td>
<td>UHASX on page 4-415</td>
<td>0b100</td>
<td>0b110</td>
</tr>
<tr>
<td>SADD16 on page 4-253</td>
<td>0b001</td>
<td>0b000</td>
<td>UHSUB16 on page 4-419</td>
<td>0b101</td>
<td>0b110</td>
</tr>
<tr>
<td>SADD8 on page 4-255</td>
<td>0b000</td>
<td>0b000</td>
<td>UHSUB8 on page 4-421</td>
<td>0b100</td>
<td>0b110</td>
</tr>
<tr>
<td>SASX on page 4-257</td>
<td>0b010</td>
<td>0b000</td>
<td>UHSAX on page 4-417</td>
<td>0b110</td>
<td>0b110</td>
</tr>
<tr>
<td>SHADD16 on page 4-273</td>
<td>0b001</td>
<td>0b010</td>
<td>UQADD16 on page 4-429</td>
<td>0b001</td>
<td>0b101</td>
</tr>
<tr>
<td>SHADD8 on page 4-275</td>
<td>0b000</td>
<td>0b010</td>
<td>UQADD8 on page 4-431</td>
<td>0b000</td>
<td>0b101</td>
</tr>
<tr>
<td>SHASX on page 4-277</td>
<td>0b010</td>
<td>0b010</td>
<td>UQASX on page 4-433</td>
<td>0b010</td>
<td>0b101</td>
</tr>
<tr>
<td>SHSUB16 on page 4-281</td>
<td>0b101</td>
<td>0b010</td>
<td>UQSUB16 on page 4-437</td>
<td>0b101</td>
<td>0b101</td>
</tr>
<tr>
<td>SHSUB8 on page 4-283</td>
<td>0b100</td>
<td>0b010</td>
<td>UQSUB8 on page 4-439</td>
<td>0b100</td>
<td>0b101</td>
</tr>
<tr>
<td>SHSAX on page 4-279</td>
<td>0b110</td>
<td>0b010</td>
<td>UQSAX on page 4-435</td>
<td>0b110</td>
<td>0b101</td>
</tr>
<tr>
<td>SSUB16 on page 4-327</td>
<td>0b101</td>
<td>0b000</td>
<td>USUB16 on page 4-451</td>
<td>0b101</td>
<td>0b100</td>
</tr>
<tr>
<td>SSUB8 on page 4-329</td>
<td>0b100</td>
<td>0b000</td>
<td>USUB8 on page 4-453</td>
<td>0b100</td>
<td>0b100</td>
</tr>
<tr>
<td>SSAX on page 4-325</td>
<td>0b110</td>
<td>0b000</td>
<td>USAX on page 4-449</td>
<td>0b110</td>
<td>0b100</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and Prefix bits are UNDEFINED.
### Table 3-30 SIMD mnemonic elements

<table>
<thead>
<tr>
<th>Mnemonic element</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q prefix</td>
<td>Signed saturating arithmetic.</td>
</tr>
<tr>
<td>S prefix</td>
<td>Signed arithmetic, modulo $2^8$ or $2^{16}$.</td>
</tr>
<tr>
<td>SH prefix</td>
<td>Signed halving arithmetic. The result of the calculation is halved.</td>
</tr>
<tr>
<td>U prefix</td>
<td>Unsigned arithmetic, modulo $2^8$ or $2^{16}$.</td>
</tr>
<tr>
<td>UH prefix</td>
<td>Unsigned halving arithmetic. The result of the calculation is halved.</td>
</tr>
<tr>
<td>UQ prefix</td>
<td>Unsigned saturating arithmetic.</td>
</tr>
<tr>
<td>16 suffix</td>
<td>The instruction performs two 16-bit calculations.</td>
</tr>
<tr>
<td>8 suffix</td>
<td>The instruction performs four 8-bit calculations.</td>
</tr>
<tr>
<td>ASX mnemonic</td>
<td>The instruction performs one 16-bit addition and one 16-bit subtraction. The X indicates that the halfwords of the second operand are exchanged before the operation.</td>
</tr>
<tr>
<td>SAX mnemonic</td>
<td>The instruction performs one 16-bit subtraction and one 16-bit addition. The X indicates that the halfwords of the second operand are exchanged before the operation.</td>
</tr>
</tbody>
</table>
Other three-register data processing instructions

Table 3-31 gives the opcodes and locations of further information about other three-register data processing instructions.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>OP2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Count Leading Zeros</td>
<td>CLZ on page 4-66</td>
<td>0b011</td>
<td>0b000</td>
</tr>
<tr>
<td>Saturating Add</td>
<td>QADD on page 4-213</td>
<td>0b000</td>
<td>0b000</td>
</tr>
<tr>
<td>Saturating Double and Add</td>
<td>QDADD on page 4-221</td>
<td>0b000</td>
<td>0b001</td>
</tr>
<tr>
<td>Saturating Double and Subtract</td>
<td>QDSUB on page 4-223</td>
<td>0b000</td>
<td>0b011</td>
</tr>
<tr>
<td>Saturating Subtract</td>
<td>QSUB on page 4-227</td>
<td>0b000</td>
<td>0b010</td>
</tr>
<tr>
<td>Reverse Bits</td>
<td>RBIT on page 4-233</td>
<td>0b001</td>
<td>0b010</td>
</tr>
<tr>
<td>Byte-Reverse Word</td>
<td>REV on page 4-235</td>
<td>0b001</td>
<td>0b000</td>
</tr>
<tr>
<td>Byte-Reverse Packed Halfword</td>
<td>REV16 on page 4-237</td>
<td>0b001</td>
<td>0b001</td>
</tr>
<tr>
<td>Byte-Reverse Signed Halfword</td>
<td>REVSH on page 4-239</td>
<td>0b001</td>
<td>0b011</td>
</tr>
<tr>
<td>Select bytes</td>
<td>SEL on page 4-267</td>
<td>0b010</td>
<td>0b000</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and OP2 bits are UNDEFINED.
### 32-bit multiplies and sum of absolute differences, with or without accumulate

Table 3-32 gives the opcodes and locations of further information about multiply and multiply-accumulate instructions with 32-bit results, and absolute difference and accumulate absolute difference instructions.

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>OP2</th>
<th>Ra</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 + 32 x 32-bit, least significant word</td>
<td>MLA on page 4-162</td>
<td>0b000</td>
<td>0b0000</td>
<td>not R15</td>
</tr>
<tr>
<td>32 – 32 x 32-bit, least significant word</td>
<td>MLS on page 4-164</td>
<td>0b000</td>
<td>0b0001</td>
<td>not R15</td>
</tr>
<tr>
<td>32 x 32-bit, least significant 32-bit word</td>
<td>MUL on page 4-181</td>
<td>0b000</td>
<td>0b0000</td>
<td>0b1111</td>
</tr>
<tr>
<td>32 + 16 x 16-bit, 32-bit result</td>
<td>SMLABB, SMLABT, SMLATB, SMLATT on page 4-287</td>
<td>0b001</td>
<td>0b00xx</td>
<td>not R15</td>
</tr>
<tr>
<td>Signed Dual Multiply-Accumulate Add</td>
<td>SMLAD on page 4-289</td>
<td>0b010</td>
<td>0b000x</td>
<td>not R15</td>
</tr>
<tr>
<td>Signed 32 + 16 x 32-bit, most significant word</td>
<td>SMLAWB, SMLAWT on page 4-297</td>
<td>0b011</td>
<td>0b000x</td>
<td>not R15</td>
</tr>
<tr>
<td>Signed Dual Multiply Subtract and Accumulate</td>
<td>SMLSD on page 4-299</td>
<td>0b100</td>
<td>0b000x</td>
<td>not R15</td>
</tr>
<tr>
<td>Signed 32 + 32 x 32-bit, most significant word</td>
<td>SMMLA on page 4-303</td>
<td>0b101</td>
<td>0b000x</td>
<td>not R15</td>
</tr>
<tr>
<td>Signed 32 – 32 x 32-bit, most significant word</td>
<td>SMMLS on page 4-305</td>
<td>0b110</td>
<td>0b000x</td>
<td>not R15</td>
</tr>
<tr>
<td>Signed 32 x 32-bit, most significant 32-bit word</td>
<td>SMMUL on page 4-307</td>
<td>0b101</td>
<td>0b000x</td>
<td>0b1111</td>
</tr>
<tr>
<td>Signed Dual Multiply Add</td>
<td>SMUAD on page 4-309</td>
<td>0b010</td>
<td>0b000x</td>
<td>0b1111</td>
</tr>
<tr>
<td>16 x 16-bit, 32-bit result</td>
<td>SMULBB, SMULBT, SMULTB, SMULTT on page 4-311</td>
<td>0b001</td>
<td>0b00xx</td>
<td>0b1111</td>
</tr>
<tr>
<td>Signed 16 x 32-bit, most significant 32-bit word</td>
<td>SMULWB, SMULWT on page 4-315</td>
<td>0b011</td>
<td>0b000x</td>
<td>0b1111</td>
</tr>
<tr>
<td>Signed Dual Multiply Subtract</td>
<td>SMUSD on page 4-317</td>
<td>0b100</td>
<td>0b000x</td>
<td>0b1111</td>
</tr>
<tr>
<td>Unsigned Sum of Absolute Differences</td>
<td>USAD8 on page 4-441</td>
<td>0b111</td>
<td>0b0000</td>
<td>0b1111</td>
</tr>
<tr>
<td>Unsigned Accumulate Absolute Differences</td>
<td>USADA8 on page 4-443</td>
<td>0b111</td>
<td>0b0000</td>
<td>not R15</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and OP2 bits are UNDEFINED.

An instruction that matches the OP and OP2 fields, but not the Ra column, is UNPREDICTABLE under the usage rules for R15.
64-bit multiply, multiply-accumulate, and divide instructions

Table 3-33 gives the opcodes and locations of further information about multiply and multiply accumulate instructions with 64-bit results, and divide instructions.

Table 3-33 Other two-register data processing instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Instruction</th>
<th>OP</th>
<th>OP2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed 32 x 32</td>
<td>SMULL on page 4-313</td>
<td>0b000</td>
<td>0b0000</td>
</tr>
<tr>
<td>Signed divide</td>
<td>SDIV on page 4-265</td>
<td>0b001</td>
<td>0b1111</td>
</tr>
<tr>
<td>Unsigned 32 x 32</td>
<td>UMULL on page 4-427</td>
<td>0b010</td>
<td>0b0000</td>
</tr>
<tr>
<td>Unsigned divide</td>
<td>UDIV on page 4-409</td>
<td>0b011</td>
<td>0b1111</td>
</tr>
<tr>
<td>Signed 64 + 32 x 32</td>
<td>SMLAL on page 4-291</td>
<td>0b100</td>
<td>0b0000</td>
</tr>
<tr>
<td>Signed 64 + 16 x 16</td>
<td>SMLALBB, SMLALBT, SMLALTB, SMLALTT on page 4-293</td>
<td>0b100</td>
<td>0b10xy</td>
</tr>
<tr>
<td>Signed Multiply Accumulate Long Dual</td>
<td>SMLALD on page 4-295</td>
<td>0b100</td>
<td>0b110x</td>
</tr>
<tr>
<td>Signed Multiply Subtract accumulate Long Dual</td>
<td>SMLSLD on page 4-301</td>
<td>0b101</td>
<td>0b110x</td>
</tr>
<tr>
<td>Unsigned 64 + 32 x 32</td>
<td>UMLAL on page 4-425</td>
<td>0b110</td>
<td>0b0000</td>
</tr>
<tr>
<td>Unsigned 32 + 32 + 32 x 32</td>
<td>UMAAAL on page 4-423</td>
<td>0b110</td>
<td>0b0110</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP and OP2 bits are UNDEFINED.
3.3.3 Load and store single data item, and memory hints

Figure 3-6 shows the encodings for loads and stores with single data items.

In these instructions:
- \( L \) specifies whether the instruction is a load (\( L = 1 \)) or a store (\( L = 0 \))
- \( S \) specifies whether a load is sign extended (\( S = 1 \)) or zero extended (\( S = 0 \))
- \( U \) specifies whether the indexing is upwards (\( U = 1 \)) or downwards (\( U = 0 \))
- \( Rn \) cannot be r15 (if it is, the instruction is \( PC +/- \text{imm12} \))
- \( Rm \) cannot be r13 or r15 (if it is, the instruction is UNPREDICTABLE).

Table 3-34 gives the encoding and locations of further information about load and store single data item instructions, and memory hints.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>S</th>
<th>size</th>
<th>L</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDR, LDRB, LDRSB, LDRH, LDRSH (immediate offset)</td>
<td>2</td>
<td>X</td>
<td>0b0X</td>
<td>1</td>
<td>Not R15</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>0b10</td>
<td>1</td>
<td>Any, including R15</td>
</tr>
<tr>
<td>LDR, LDRB, LDRSB, LDRH, LDRSH (negative immediate offset)</td>
<td>3</td>
<td>X</td>
<td>0b0X</td>
<td>1</td>
<td>Not R15</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>0b10</td>
<td>1</td>
<td>Any, including R15</td>
</tr>
<tr>
<td>LDR, LDRB, LDRSB, LDRH, LDRSH (post-indexed)</td>
<td>5</td>
<td>X</td>
<td>0b0X</td>
<td>1</td>
<td>Not R15</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>0b10</td>
<td>1</td>
<td>Any, including R15</td>
</tr>
</tbody>
</table>
 Instruction encodings using any combination of Format, S, size, and L bits that is not covered by Table 3-34 on page 3-26 are UNDEFINED.

An instruction that matches the Format, S, and L fields, but not the Rt column, is UNPREDICTABLE under the usage rules for R15.
3.3.4 Load/store double and exclusive, and table branch

Figure 3-7 shows the encodings for load and store double, load and store exclusive, and table branch instructions.

In these instructions:
- \( L \) specifies whether the instruction is a load (\( L == 1 \)) or a store (\( L == 0 \))
- \( P \) specifies pre-indexed addressing (\( P == 1 \)) or post-indexed addressing (\( P == 0 \))
- \( U \) specifies whether the indexing is upwards (\( U == 1 \)) or downwards (\( U == 0 \))
- \( W \) specifies whether the address is written back to the base register (\( W == 1 \)) or not (\( W == 0 \)).

For further details about the load and store double instructions, see:
- \textit{LDRD (immediate)} on page 4-114
- \textit{STRD (immediate)} on page 4-347.

For further details about the load and store exclusive word instructions, see:
- \textit{LDREX} on page 4-116
- \textit{STREX} on page 4-349.

Table 3-35 on page 3-29 gives details of the encoding of load and store exclusive byte, halfword, and doubleword, and the table branch instructions.
The Thumb Instruction Set

Table 3-35 Load and store exclusive byte, halfword, and doubleword, and table branch instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>L</th>
<th>OP</th>
<th>Rn</th>
<th>Rt</th>
<th>Rt2</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDREXB on page 4-118</td>
<td>1</td>
<td>0b0100</td>
<td>Not R15</td>
<td>Not R15</td>
<td>SBO</td>
<td>SBO</td>
</tr>
<tr>
<td>LDREXH on page 4-122</td>
<td>1</td>
<td>0b0101</td>
<td>Not R15</td>
<td>Not R15</td>
<td>SBO</td>
<td>SBO</td>
</tr>
<tr>
<td>LDREXD on page 4-120</td>
<td>1</td>
<td>0b0111</td>
<td>Not R15</td>
<td>Not R15</td>
<td>Not R15</td>
<td>SBO</td>
</tr>
<tr>
<td>STREXB on page 4-351</td>
<td>0</td>
<td>0b0100</td>
<td>Not R15</td>
<td>Not R15</td>
<td>Not R15</td>
<td>SBO</td>
</tr>
<tr>
<td>STREXH on page 4-355</td>
<td>0</td>
<td>0b0101</td>
<td>Not R15</td>
<td>Not R15</td>
<td>Not R15</td>
<td>SBO</td>
</tr>
<tr>
<td>STREXD on page 4-353</td>
<td>0</td>
<td>0b0111</td>
<td>Not R15</td>
<td>Not R15</td>
<td>Not R15</td>
<td>Not R15</td>
</tr>
<tr>
<td>TBB on page 4-389</td>
<td>1</td>
<td>0b0000</td>
<td>Any including R15</td>
<td>SBO</td>
<td>SBZ</td>
<td>Not R15</td>
</tr>
<tr>
<td>TBH on page 4-391</td>
<td>1</td>
<td>0b0001</td>
<td>Any including R15</td>
<td>SBO</td>
<td>SBZ</td>
<td>Not R15</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the L and OP bits are UNDEFINED.

An instruction that matches the OP and L fields, but not the Rn, Rm, Rt, or Rt2 columns, is UNPREDICTABLE under the usage rules for R15.
### 3.3.5 Load and store multiple, RFE, and SRS

Figure 3-8 shows encodings for the load and store multiple instructions, together with the RFE and SRS instructions.

<table>
<thead>
<tr>
<th>General format</th>
<th>hw1</th>
<th>hw2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load and Store Multiple</td>
<td>1 1 1 0 1 0 0 V U 0 W L</td>
<td>Rn P M S B Z mask</td>
</tr>
<tr>
<td>Return from exception (without using stack)</td>
<td>1 1 1 0 1 0 0 U U 0 W 1</td>
<td>Rn SBO SBZ</td>
</tr>
<tr>
<td>Save return state</td>
<td>1 1 1 0 1 0 0 U U 0 W 0</td>
<td>Rn SBO SBZ mode</td>
</tr>
</tbody>
</table>

**Figure 3-8 Load and store multiple, RFE, and SRS**

In these instructions:
- **L** specifies whether the instruction is a load (L == 1) or a store (L == 0)
- **mask** specifies which registers, in the range R0-R12, must be loaded or stored
- **M** specifies whether R14 is to be loaded or stored
- **P** specifies whether the PC is to be loaded (the PC cannot be stored)
- **U** specifies whether the indexing is upwards (U == 1) or downwards (U == 0)
- **V** is NOT U
- **W** specifies whether the address is written back to the base register (W == 1) or not (W == 0).

For further details about these instructions, see:
- *LDMDB / LDMEA* on page 4-96 (Load Multiple Decrement Before / Empty Ascending)
- *LDMIA / LDMFD* on page 4-98 (Load Multiple Increment After / Full Descending)
- *POP* on page 4-209
- *PUSH* on page 4-211
- *RFE* on page 4-241 (Return From Exception)
- *SRS* on page 4-319 (Store Return State)
- *STMDB / STMFD* on page 4-333 (Store Multiple Decrement Before / Full Descending)
- *STMIA / STMMEA* on page 4-335 (Store Multiple Increment After / Empty Ascending).
3.3.6 Branches, miscellaneous control instructions

Figure 3-9 shows the encodings for branches and various control instructions.

![Figure 3-9 Branches and miscellaneous control instructions]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>General format</td>
<td>1 1 1 1 0</td>
</tr>
<tr>
<td>Branch</td>
<td>1 1 1 1 0 S</td>
</tr>
<tr>
<td>Branch with link</td>
<td>1 1 1 1 0 S</td>
</tr>
<tr>
<td>Branch with link, change to ARM</td>
<td>1 1 1 1 0 S</td>
</tr>
<tr>
<td>Reserved</td>
<td>1 1 1 1 0</td>
</tr>
<tr>
<td>Conditional branch</td>
<td>1 1 1 1 0 S</td>
</tr>
<tr>
<td>Secure Monitor Interrupt</td>
<td>1 1 1 1 0 1 1 1 1 1</td>
</tr>
<tr>
<td>Move to status from register</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>Change processor state (imod, M != 0)</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>No operation, hints</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>Special control operations</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>Branch, Change to Java</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>Exception return</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>Move to register from status</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>RESERVED</td>
<td>1 1 1 1 0 0</td>
</tr>
<tr>
<td>Permanently UNDEFINED</td>
<td>1 1 1 1 0 0</td>
</tr>
</tbody>
</table>

In these instructions:

- A, I, F specifies which interrupt disable flags a CPS instruction must alter.
- \( I_1, I_2 \) contain bits[23:22] of the offset, exclusive ORed with the S bit.
- \( J_1, J_2 \) contain bits[19:18] of the offset.
- M specifies whether a CPS instruction modifies the mode (M == 1) or not (M == 0).
- R specifies whether an MRS instruction accesses the SPSR (R == 1) or the CPSR (R == 0).

For further details about the No operation and hint instructions, see Table 3-36 on page 3-32.

For further details about the Special control operation instructions, see Table 3-37 on page 3-32.

For further details about Exception Return, see SUBS PC, LR on page 4-373.
For further details about the other branch and miscellaneous control instructions, see:

- \( B \) on page 4-38 (Branch)
- \( BL, BLX (immediate) \) on page 4-50 (Branch with Link, Branch with Link and change to ARM\(^\circ\) instruction set)
- \( BLX (register) \) on page 4-52 (Branch with Link and change to ARM\(^\circ\) instruction set)
- \( BX \) on page 4-54 (Branch and change to ARM\(^\circ\) instruction set)
- \( BXJ \) on page 4-56 (Branch and change to Jazelle\(^\circ\) state)
- \( CPS \) on page 4-76 (Change Processor State)
- \( MRS \) on page 4-177 (Move from Status register to ARM Register)
- \( MSR (register) \) on page 4-179 (Move from ARM register to Status register)
- \( SUBS PC, LR \) on page 4-373 on page 4-274 (Return From Exception).

### Table 3-36 NOP-compatible hint instructions

<table>
<thead>
<tr>
<th>Function</th>
<th>Hint number</th>
<th>For details see</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operation</td>
<td>0b00000000</td>
<td>( NOP ) on page 4-189</td>
</tr>
<tr>
<td>Yield</td>
<td>0b00000001</td>
<td>( YIELD ) on page 4-471</td>
</tr>
<tr>
<td>Wait for event</td>
<td>0b00000010</td>
<td>( WFE ) on page 4-467</td>
</tr>
<tr>
<td>Wait for interrupt</td>
<td>0b00000011</td>
<td>( WFI ) on page 4-469</td>
</tr>
<tr>
<td>Send event</td>
<td>0b00000100</td>
<td>( SEV ) on page 4-271</td>
</tr>
<tr>
<td>Debug hint</td>
<td>0b1111xxxx</td>
<td>( DBG ) on page 4-80</td>
</tr>
</tbody>
</table>

The remainder of this space is RESERVED. The instructions must execute as No Operations, and must not be used.

### Table 3-37 Special control operations

<table>
<thead>
<tr>
<th>Function</th>
<th>OP</th>
<th>For details see</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear Exclusive</td>
<td>0b0010</td>
<td>( CLREX ) on page 4-64</td>
</tr>
<tr>
<td>Data Synchronization Barrier</td>
<td>0b0100</td>
<td>( DSB ) on page 4-84</td>
</tr>
<tr>
<td>Data Memory Barrier</td>
<td>0b0101</td>
<td>( DMB ) on page 4-82</td>
</tr>
<tr>
<td>Instruction Synchronization Barrier</td>
<td>0b0110</td>
<td>( ISB ) on page 4-90</td>
</tr>
</tbody>
</table>

Instructions of this format using any other combination of the OP bits are UNDEFINED.
3.3.7 Coprocessor instructions

Figure 3-10 shows the encodings for coprocessor instructions.

These are exactly equivalent to the ARM coprocessor instructions. See the ARM Architecture Reference Manual for details, except that:

- R15 reads as the address of the instruction plus four, rather than the address of the instruction plus eight.
- Like all other 32-bit Thumb instructions, the instructions are stored in memory in a different byte order from ARM instructions. See Instruction alignment and byte ordering on page 2-13 for details.

<table>
<thead>
<tr>
<th>General format</th>
<th>1 1 1 1 1 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRCC and MCRR coprocessor register transfers</td>
<td>1 1 1 1 1 0 0 0 1 0 L Rt2 Rt coproc opcode CRm</td>
</tr>
<tr>
<td>Load and store coprocessor</td>
<td>1 1 1 1 1 0 P U N W L Rn CRd coproc imm8</td>
</tr>
<tr>
<td>Coprocessor data processing</td>
<td>1 1 1 1 1 1 0 opc1 CRn CRd coproc opc2 0 CRm</td>
</tr>
<tr>
<td>MRC and MCR coprocessor register transfers</td>
<td>1 1 1 1 1 1 0 opc1 L CRn RxR coproc opc2 1 CRm</td>
</tr>
<tr>
<td>Reserved for AdvSIMD</td>
<td>1 1 1 1 1 1 1 1 1 1 1 1</td>
</tr>
</tbody>
</table>

Figure 3-10 Coprocessor instructions
3.4 Conditional execution

Unlike ARM instructions, most Thumb instructions are unconditional. Before Thumb-2, the only conditional Thumb instruction was a 16-bit conditional branch instruction, $B<\text{cond}>$, with a branch range of –256 to +254 bytes.

Thumb-2 adds the following instructions:

- A 32-bit conditional branch, with a branch range of approximately ±1MB, see $B$ on page 4-38.
- A 16-bit If-Then instruction, $\text{IT}$. $\text{IT}$ makes up to four following instructions conditional, see $\text{IT}$ on page 4-92. The instructions that are made conditional by an $\text{IT}$ instruction are called its $\text{IT block}$.
- A 16-bit Compare and Branch on Zero instruction, with a branch range of +4 to +130 bytes, see $\text{CBZ}$ on page 4-60.
- A 16-bit Compare and Branch on Non-Zero instruction, with a branch range of +4 to +130 bytes, see $\text{CBNZ}$ on page 4-58.

The condition codes that the conditional branch and $\text{IT}$ instructions use are shown in Table 3-38 on page 3-35. They are the same as ARM condition codes.

The conditions of the instructions in an IT block are either all the same, or some of them are the inverse of the first condition.

3.4.1 Assembly language syntax

Although Thumb instructions are unconditional, all instructions that are made conditional by an $\text{IT}$ instruction must be written with a condition. These conditions must match the conditions imposed by the $\text{IT}$ instruction. For example, an $\text{ITTEE\ EQ}$ instruction imposes the $\text{EQ}$ condition on the first two following instructions, and the $\text{NE}$ condition on the next two. Those four instructions must be written with $\text{EQ, EQ, NE and NE}$ conditions respectively.

Some instructions are not allowed to be made conditional by an $\text{IT}$ instruction, or are only allowed to be if they are the last instruction in the IT block.

The branch instruction encodings that include a condition field are not allowed to be made conditional by an $\text{IT}$ instruction. If the assembler syntax indicates a conditional branch that correctly matches a preceding $\text{IT}$ instruction, it must be assembled using a branch instruction encoding that does not include a condition field.
### Table 3-38 Condition codes

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Mnemonic extension</th>
<th>Meaning</th>
<th>Condition flag state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EQ</td>
<td>Equal</td>
<td>Z set</td>
</tr>
<tr>
<td>0001</td>
<td>NE</td>
<td>Not equal</td>
<td>Z clear</td>
</tr>
<tr>
<td>0010</td>
<td>CS(^a^)</td>
<td>Carry set</td>
<td>C set</td>
</tr>
<tr>
<td>0011</td>
<td>CC(^b^)</td>
<td>Carry clear</td>
<td>C clear</td>
</tr>
<tr>
<td>0100</td>
<td>MI</td>
<td>Minus/negative</td>
<td>N set</td>
</tr>
<tr>
<td>0101</td>
<td>PL</td>
<td>Plus/positive or zero</td>
<td>N clear</td>
</tr>
<tr>
<td>0110</td>
<td>VS</td>
<td>Overflow</td>
<td>V set</td>
</tr>
<tr>
<td>0111</td>
<td>VC</td>
<td>No overflow</td>
<td>V clear</td>
</tr>
<tr>
<td>1000</td>
<td>HI</td>
<td>Unsigned higher</td>
<td>C set and Z clear</td>
</tr>
<tr>
<td>1001</td>
<td>LS</td>
<td>Unsigned lower or same</td>
<td>C clear or Z set</td>
</tr>
<tr>
<td>1010</td>
<td>GE</td>
<td>Signed greater than or equal</td>
<td>N set and V set, or N clear and V clear (N == V)</td>
</tr>
<tr>
<td>1011</td>
<td>LT</td>
<td>Signed less than</td>
<td>N set and V clear, or N clear and V set (N != V)</td>
</tr>
<tr>
<td>1100</td>
<td>GT</td>
<td>Signed greater than</td>
<td>Z clear, and either N set and V set, or N clear and V clear (Z == 0, N == V)</td>
</tr>
<tr>
<td>1101</td>
<td>LE</td>
<td>Signed less than or equal</td>
<td>Z set, or N set and V clear, or N clear and V set (Z == 1 or N != V)</td>
</tr>
<tr>
<td>1110</td>
<td>AL</td>
<td>Always (unconditional). AL can only be used with IT instructions.</td>
<td>-</td>
</tr>
<tr>
<td>1111</td>
<td>-</td>
<td>Alternative instruction, always (unconditional).</td>
<td>-</td>
</tr>
</tbody>
</table>

\(^a^\) HS (unsigned Higher or Same) is a synonym for CS.
\(^b^\) LO (unsigned Lower) is a synonym for CC.
3.5 **UNDEFINED and UNPREDICTABLE instruction set space**

An attempt to execute an unallocated instruction results in either:

- Unpredictable behavior. The instruction is described as UNPREDICTABLE.
- An Undefined Instruction exception. The instruction is described as UNDEFINED.

This section describes the general rules that determine whether an unallocated instruction in the Thumb instruction set space is UNDEFINED or UNPREDICTABLE.

--- **Note** ---

See *Usage of 0b1111 as a register specifier in 32-bit encodings* on page 3-38 and *Usage of 0b1101 as a register specifier* on page 3-41 for additional information on UNPREDICTABLE behavior associated with the usage models of R13 and R15.

### 3.5.1 16-bit instruction set space

Instruction bits[15:6] are used for decode.

Instructions where bits[15:10] == 0b010001 are *special data processing* operations. Unallocated instructions in this space are UNPREDICTABLE. In ARMv6 this is where bits[9:6] == 0b0000 or 0b0100. In ARMv7 this is where bits[9:6] == 0b0100.

All other unallocated instructions are UNDEFINED.

**Permanently undefined space**

The part of the instruction set space where bits[15:8] == 0b11011110 is architecturally undefined. This space is available for instruction emulation, or for other purposes where software wants to force an Undefined Instruction exception to occur.

### 3.5.2 32-bit instruction set space

The following general rules apply to all 32-bit Thumb instructions:

- The hw1[15:11] bit-field is always in the range 0b11101 to 0b11111 inclusive.
- Instruction classes are determined by hw1[15:8,6] and hw2[15]. For details see Figure 3-3 on page 3-12.
- Instructions are made up of three types of bit field:
  - opcode fields
  - register specifiers
  - immediate fields specifying shifts or immediate values.
- Opcode fields are defined in Figure 3-4 on page 3-13 to Figure 3-10 on page 3-33 inclusive.
An instruction is UNDEFINED if:

- it corresponds to any Undefined or Reserved encoding in Figure 3-4 on page 3-13 to Figure 3-10 on page 3-33 inclusive
- it corresponds to an opcode bit pattern that is missing from the tables associated with the figures (that is, Table 3-21 on page 3-14 to Table 3-37 on page 3-32 inclusive), or noted in the subsection text
- it is declared as UNDEFINED within an instruction description.

An instruction is UNPREDICTABLE if:

- a register specifier is 0b1111 or 0b1101 and the instruction does not specifically describe this case
- an SBZ bit or multi-bit field is not zero or all zeros
- an SBO bit or multi-bit field is not one or all ones
- it is declared as UNPREDICTABLE within an instruction description.
3.6 Usage of 0b1111 as a register specifier in 32-bit encodings

In ARM instructions, a value of 0b1111 in a register specification normally specifies the PC. This usage is not normally permitted in Thumb-2.

When a value of 0b1111 is permitted, a variety of meanings is possible. For register reads, these meanings are:

- Read the PC value, that is, the address of the current instruction + 4. The base register of the table branch instructions TBB and TBH is allowed to be the PC. This allows branch tables to be placed in memory immediately after the instruction. (Some instructions read the PC value implicitly, without the use of a register specifier, for example the conditional branch instruction B<cond>.)

--- Note ---

Use of the PC as the base register in the STC instruction is deprecated in ARMv7.

---

- Read the word-aligned PC value, that is, the address of the current instruction + 4, with bits[1:0] forced to zero. The base register of LDC, STC, LDR, LDRB, LDRD (pre-indexed, no writeback), LDRH, LDRSB, and LDRSH instructions are allowed to be the word-aligned PC. This allows PC-relative data addressing. In addition, the ADDW and SUBW instructions allow their source registers to be 0b1111 for the same purpose.

- Read zero. This is done when one instruction is a special case of another, more general instruction, but with one operand zero. In these cases, the instructions are listed on separate pages, with Encoding notes for each instruction cross-referencing the other. This is the case for the following instructions:

  - BFC special case of BFI
  - MOV special case of ORR
  - MUL special case of MLA
  - MVN special case of ORN
  - SMMUL special case of SMMLA
  - SMUAD special case of SMLAD
  - SMUL<x><y> special case of SMLA<x><y>
  - SMULW<y> special case of SMLAW<y>
  - SMUSD special case of SMLSD
  - SXTB special case of SXTAB
  - SXTB16 special case of SXTAB16
  - SXTH special case of SXTAH
  - USAD8 special case of USADA8
  - UXTB special case of UXTAB
  - UXTB16 special case of UXTAB16
  - UXTH special case of UXTAH.
For register writes, these meanings are:

- The PC can be specified as the destination register of an LDR instruction. This is done by encoding Rt as 0b1111. The loaded value is treated as an address, and the effect of execution is a branch to that address. Bit[0] of the loaded value selects whether to execute ARM or Thumb instructions after the branch.

  Some other instructions write the PC in similar ways, either implicitly (for example, B<cond>) or by using a register mask rather than a register specifier (LDM). The address to branch to can be a loaded value (for example, RFE), a register value (for example, BX), or the result of a calculation (for example, TBB or TBH). The ARM or Thumb instruction set selection can be similar to the LDR case (LDM or BX), unconditional (for example, the revised 32-bit form of BLX), unchanged (for example, B<cond>), or set from the (J,T) bits of the SPSR (RFE and SUBS PC, LR, #imm8).

- Discard the result of a calculation. This is done when one instruction is a special case of another, more general instruction, but with the result discarded. In these cases, the instructions are listed on separate pages, with Encoding notes for each instruction cross-referencing the other.

  This is the case for the following instructions:

  - CMN special case of ADDS
  - CMP special case of SUBS
  - TEQ special case of EORS
  - TST special case of ANDS.

- If the destination register specifier of an LDRB, LDRH, LDRSB, or LDRSH instruction is 0b1111, the instruction is a memory hint instead of a load operation.

  This is the case for the following instructions:

  - PLD uses LDRB encoding
  - PLI uses LDRSB encoding.

  The unallocated memory hint instruction encodings (LDRH and LDRSH encodings) execute as NOP, instead of being UNDEFINED or UNPREDICTABLE like most other unallocated instruction encodings. See Memory hints on page 4-14 for further details.

- If the destination register specifier of an MRC instruction is 0b1111, bits[31:28] of the value transferred from the coprocessor are written to the (N,Z,C,V) flags in the CPSR, and bits[27:0] are discarded.

3.6.1 ARM-Thumb interworking

  Thumb interworking uses bit[0] on a write to the PC to determine the CPSR T bit. For 16-bit instructions, interworking behavior is as follows:

  - ADD (4) and MOV (3) branch within Thumb state ignoring bit[0].
  - B (unconditional) and B (conditional) branch without interworking
  - BKPT and SVC (SWI) cause an exception, the exception mechanism responsible for any state transition, and are not considered as interworking instructions.
The Thumb Instruction Set

- **BLX(2) and BX** interwork on the value in Rm

For 32-bit instructions, interworking behavior is as follows:

- **B** (unconditional) and **B** (conditional) branch without interworking

- **BL** and **BLX** branch to Thumb and ARM state respectively based on the instruction encoding, not due to bit[0] of the value written to the PC. They are therefore related to interworking instructions, rather than being interworking instructions themselves.

- **LDM** and **LDR** support interworking using the value written to the PC.

- **TBB** and **TBH** branch without interworking.
3.7 Usage of 0b1101 as a register specifier

R13 is redefined in Thumb-2 so that its usage model is strongly linked to that of a stack pointer. This change aligns R13 with the ARM Procedure Call Standard (PCS), the architecture usage model defined by the SRS and RFE 32-bit instructions, and the PUSH and POP instructions in the 16-bit instruction set.

In the 32-bit Thumb instruction set, if you use R13 as a general purpose register beyond the architecturally defined constraints described in this section, the results are UNPREDICTABLE. For the ARM ISA, support of R13, other than that described for Thumb-2, is deprecated.

The changes to R13 are described in:

- R13[1:0] definition
- Thumb-2 ISA support for R13.

See also Thumb-2 16-bit ISA support for R13 on page 3-42.

3.7.1 R13[1:0] definition

Bits[1:0] of R13 adopt a SBZP (Should Be Zero or Preserved) write policy, that is, it is permitted to write zeros or values read from them. Writing anything else to bits[1:0] results in UNPREDICTABLE values. Reading bits[1:0] returns the value written earlier, unless the value read is UNPREDICTABLE.

This definition means that R13 can be set to a word-aligned address. This supports ADD/SUB R13, R13, #4 without either a requirement that R13[1:0] must always read as zero or a need to use ADD/SUB Rt, R13, #4; BIC R13, Rt, #3 to force word-alignment of the write to R13.

3.7.2 Thumb-2 ISA support for R13

R13 instruction support is restricted to the following:

- R13 as the source or destination register of a MOV instruction. Only register <=> register (no shift) transfers are supported, with no flag setting:
  
  ```
  MOV     SP, Rm
  MOV     Rn, SP
  ```

- Adjusting R13 up or down by a multiple of its alignment:
  
  ```
  ADD(W)  SP, SP, #N ; For N a multiple of 4
  SUB(W)  SP, SP, #N ; For N a multiple of 4
  ADD     SP, SP, Rm, LSL #shft ; For shft=0,1,2,3
  SUB     SP, SP, Rm, LSL #shft ; For shft=0,1,2,3
  ```

- R13 as a base register (Rn) of any load or store instruction. This supports SP-based addressing for load, store, or memory hint instructions, with positive or negative offsets, with and without writeback.

- R13 as the first operand (Rn) in any ADD(S), ADDW, CMN, CMP, SUB(S), or SUBW instruction. The add/subtract instructions support SP-based address generation, with the address going into a general-purpose register. CMN and CMP are useful for stack checking in some circumstances.

- R13 as the transferred register (Rt) in any LDR or STR instruction.
3.7.3 Thumb-2 16-bit ISA support for R13

For 16-bit data processing instructions that affect high registers, R13 can only be used as described in Thumb-2 ISA support for R13 on page 3-41. Any other use is deprecated. This affects the high register forms of CMP and ADD, where the use of R13 as Rm is deprecated. For more information about high registers, see the ARM Architecture Reference Manual.
3.8 Thumb-2 and VFP support

VFP instructions are coprocessor instructions, where the coprocessor number is either 10 or 11.

VFP instructions are supported in Thumb-2 as unconditional versions of their ARM encodings. hw1[15:0] corresponds to the ARM instruction bits[31:16] and hw2[15:0] corresponds to the ARM instruction bits[15:0].

All VFP instructions can be made conditional in Thumb-2 using the IT instruction (see IT on page 4-92).

VFP instructions that follow the MCR, MRC, MRRC, MCRR, LDC, STC and CDP formats are identical to the unconditional form of the ARM instructions, that is hw1[15:12] == 0b1110.

VFP instructions that follow the MCR2, MRC2, MRRC2, MCRR2, LDC2, STC2 and CDP2 formats are identical to the ARM instructions, that is, hw1[15:12] == 0b1111.

The VFP load and store multiple instructions, LDC (2) and STC (2), are UNPREDICTABLE when the base register is R15.

——— Note ————

This is different from their equivalent ARM instruction. This is because the PC value used (CurrentInstructionAddress + 4) does not allow for a branch around a literal pool.

——— ————

For more information about VFP, see the ARM Architecture Reference Manual.
Chapter 4
Thumb Instructions

This chapter describes each Thumb®-2 32-bit instruction. It contains the following sections:

- *Format of instruction descriptions* on page 4-2
- *Immediate constants* on page 4-8
- *Constant shifts applied to a register* on page 4-10
- *Memory accesses* on page 4-13
- *Memory hints* on page 4-14
- *Alphabetical list of Thumb instructions* on page 4-15.
4.1 Format of instruction descriptions

The instruction descriptions in the alphabetical lists of instructions in *Alphabetical list of Thumb instructions* on page 4-15 and *Alphabetical list of new ARM instructions* on page 5-2 normally use the following format:

- instruction section title
- introduction to the instruction
- instruction encoding(s)
- architecture version information
- assembler syntax
- pseudo-code describing how the instruction operates
- exception information
- notes (where applicable).

Each of these items is described in more detail in the following subsections.

A few instruction descriptions describe alternative mnemonics for other instructions and use an abbreviated and modified version of this format.

### 4.1.1 Instruction section title

The instruction section title gives the base mnemonic for the instructions described in the section. When one mnemonic has multiple forms described in separate instruction sections, this is followed by a short description of the form in parentheses. The most common use of this is to distinguish between forms of an instruction in which one of the operands is an immediate value and forms in which it is a register.

Parenthesized text is also used to document the former mnemonic in some cases where a mnemonic has been replaced entirely by another mnemonic in the new assembler syntax.

### 4.1.2 Introduction to the instruction

The instruction section title is followed by text that briefly describes the main features of the instruction. This description is not necessarily complete and is not definitive. If there is any conflict between it and the more detailed information that follows, the latter takes priority.
4.1.3 Instruction encodings

The Encodings subsection contains a list of one or more instruction encodings. For reference purposes, each instruction encoding is labelled, T1, T2, T3... (for Thumb instructions) or A1, A2, A3... (for ARM instructions).

Each instruction encoding description consists of:

- An assembly syntax that ensures that the assembler selects the encoding in preference to any other encoding. In some cases, multiple syntaxes are given. The correct one to use is sometimes indicated by annotations to the syntax, such as Inside IT block and Outside IT block. In other cases, the correct one to use can be determined by looking at the assembler syntax description and using it to determine which syntax corresponds to the instruction being disassembled.

There is usually more than one syntax that ensures re-assembly to any particular encoding, and the exact set of syntaxes that do so usually depends on the register numbers, immediate constants and other operands to the instruction. For example, when assembling to the Thumb instruction set, the syntax `AND R0, R0, R8` ensures selection of a 32-bit encoding but `AND R0, R0, R1` selects a 16-bit encoding.

The assembly syntax documented for the encoding is chosen to be the simplest one that ensures selection of that encoding for all operand combinations supported by that encoding. This often means that it includes elements that are only necessary for a small subset of operand combinations. For example, the assembler syntax documented for the 32-bit Thumb `AND (register)` encoding includes the `.W` qualifier to ensure that the 32-bit encoding is selected even for the small proportion of operand combinations for which the 16-bit encoding is also available.

The assembly syntax given for an encoding is therefore a suitable one for a disassembler to disassemble that encoding to. However, disassemblers may wish to use simpler syntaxes when they are suitable for the operand combination, in order to produce more readable disassembled code.

- An encoding diagram. This is half-width for 16-bit Thumb encodings and full-width for 32-bit Thumb and ARM encodings. The 32-bit Thumb encodings use a double vertical line between the two halfwords of the instruction to distinguish them from ARM encodings and to act as a reminder that 32-bit Thumb encodings use the byte order of a sequence of two halfwords rather than of a word, as described in Instruction alignment and byte ordering on page 2-13.

- Encoding-specific pseudo-code. This is pseudo-code that translates the encoding-specific instruction fields into inputs to the encoding-independent pseudo-code in the later Operation subsection, and that picks out any special cases in the encoding. For a detailed description of the pseudo-code used and of the relationship between the encoding diagram, the encoding-specific pseudo-code and the encoding-independent pseudo-code, see Appendix A Pseudo-code definition.

4.1.4 Architecture version information

The Architecture versions subsection contains information about which architecture versions include the instruction. This often differs between encodings.
4.1.5 Assembler syntax

The Assembly syntax subsection describes the standard UAL syntax for the instruction.

Each syntax description consists of the following elements:

- One or more syntax prototype lines written in a typewriter font, using the conventions described in Assembler syntax prototype line conventions on page 4-5. Each prototype line documents the mnemonic and (where appropriate) operand parts of a full line of assembler code. When there is more than one such line, each prototype line is annotated to indicate required results of the encoding-specific pseudo-code. For each instruction encoding, this information can be used to determine whether any instructions matching that encoding are available when assembling that syntax, and if so, which ones.

- The line where: followed by descriptions of all of the variable or optional fields of the prototype syntax line.

Some syntax fields are standardized across all or most instructions. These fields are described in Standard assembler syntax fields on page 4-6.

By default, syntax fields that specify registers (such as \(<Rd>\), \(<Rn>\), or \(<Rt>\)) are permitted to be any of R0-R12 or LR in Thumb instructions, and any of R0-R12, SP or LR in ARM instructions. These require that the encoding-specific pseudo-code should set the corresponding integer variable (such as \(d\), \(n\), or \(t\)) to the corresponding register number (0-12 for R0-R12, 13 for SP, 14 for LR). This can normally be done by setting the corresponding bitfield in the instruction (named Rd, Rn, Rt...) to the binary encoding of that number. In the case of 16-bit Thumb encodings, this bitfield is normally of length 3 and so the encoding is only available when one of R0-R7 was specified in the assembler syntax. It is also common for such encodings to use a bitfield name such as Rdn. This indicates that the encoding is only available if \(<Rd>\) and \(<Rn>\) specify the same register, and that the register number of that register is encoded in the bitfield if they do.

The description of a syntax field that specifies a register sometimes extends or restricts the permitted range of registers or document other differences from the default rules for such fields. Typical extensions are to allow the use of the SP in Thumb instructions and to allow the use of the PC (using register number 15).

- Where appropriate, text that briefly describes changes from the pre-UAL ARM assembler syntax. Where this is present, it usually consists of an alternative pre-UAL form of the assembler mnemonic. The pre-UAL ARM assembler syntax does not conflict with UAL, and support for it is a recommended optional extension to UAL, to allow the assembly of pre-UAL ARM assembler source files.

Note

The pre-UAL Thumb assembler syntax is incompatible with UAL and is not documented in the instruction sections.
Assembler syntax prototype line conventions

The following conventions are used in assembler syntax prototype lines and their subfields:

< > Any item bracketed by < and > is a short description of a type of value to be supplied by the
user in that position. A longer description of the item is normally supplied by subsequent
text. Such items often correspond to a similarly named field in an encoding diagram for an
instruction. When the correspondence simply requires the binary encoding of an integer
value or register number to be substituted into the instruction encoding, it is not described
explicitly. For example, if the assembler syntax for an ARM instruction contains an item
<Rn> and the instruction encoding diagram contains a 4-bit field named Rn, the number of
the register specified in the assembler syntax is encoded in binary in the instruction field.

If the correspondence between the assembler syntax item and the instruction encoding is
more complex than simple binary encoding of an integer or register number, the item
description indicates how it is encoded.

{ } Any item bracketed by { and } is optional. A description of the item and of how its presence
or absence is encoded in the instruction is normally supplied by subsequent text.

| This indicates an alternative character string. For example, LDM | STM is either LDM or STM.

spaces Single spaces are used for clarity, to separate items. When a space is obligatory in the
assembler syntax, two or more consecutive spaces are used.

+/− This indicates an optional + or − sign. If neither is coded, + is assumed.

* When used in a combination like <immed_8> * 4, this describes an immediate value
which must be a specified multiple of a value taken from a numeric range. In this instance,
the numeric range is 0 to 255 (the set of values that can be represented as an 8-bit immediate)
and the specified multiple is 4, so the value described must be a multiple of 4 in the range
4*0 = 0 to 4*255 = 1020.

All other characters must be encoded precisely as they appear in the assembler syntax. Apart from { and },
the special characters described above do not appear in the basic forms of assembler instructions
documented in this manual. The { and } characters need to be encoded in a few places as part of a variable
item. When this happens, the long description of the variable item indicates how they must be used.
Standard assembler syntax fields

The following assembler syntax fields are standard across all or most instructions:

<c> Is an optional field. It specifies the condition under which the instruction is executed. If <c> is omitted, it defaults to always (AL). For details see Conditional execution on page 3-34.

<q> Specifies optional assembler qualifiers on the instruction. The following qualifiers are defined:

. N Meaning narrow, specifies that the assembler must select a 16-bit encoding for the instruction. If this is not possible, an assembler error is produced.

. W Meaning wide, specifies that the assembler must select a 32-bit encoding for the instruction. If this is not possible, an assembler error is produced.

If neither .W nor .N is specified, the assembler can select either 16-bit or 32-bit encodings. If both are available, it must select a 16-bit encoding. In a few cases, more than one encoding of the same length can be available for an instruction. The rules for selecting between such encodings are instruction-specific and are part of the instruction description.

Note

When assembling to ARM, the .N qualifier will produce an assembler error and the .W qualifier has no effect, because all ARM instructions have length 32 bits.

4.1.6 Pseudo-code describing how the instruction operates

The Operation subsection contains encoding-independent pseudo-code that describes the main operation of the instruction. For a detailed description of the pseudo-code used and of the relationship between the encoding diagram, the encoding-specific pseudo-code and the encoding-independent pseudo-code, see Appendix A Pseudo-code definition.
4.1.7 Exception information

The Exceptions subsection contains a list of the exceptional conditions that can be caused by execution of the instruction.

Processor exceptions are listed as follows:

- Resets and interrupts (both IRQs and FIQs) are not listed. They can occur before or after the execution of any instruction, and in some cases during the execution of an instruction, but they are not in general caused by the instruction concerned.

- Prefetch Abort exceptions are normally caused by a memory abort when an instruction is fetched, followed by an attempt to execute that instruction. This can happen for any instruction, but is caused by the aborted attempt to fetch the instruction rather than by the instruction itself, and so is not listed. A special case is the BKPT instruction, which is defined as causing a Prefetch Abort exception in some circumstances.

- Data Abort exceptions are listed for all instructions that perform data memory accesses.

- Undefined Instruction exceptions are listed when they are part of the effects of a defined instruction. For example, all coprocessor instructions are defined to produce the Undefined Instruction exception if not accepted by their coprocessor. Undefined Instruction exceptions caused by the execution of an UNDEFINED instruction are not listed, even when the UNDEFINED instruction is a special case of one or more of the encodings of the instruction. Such special cases are instead indicated in the encoding-specific pseudo-code for the encoding.

- Supervisor Call and Secure Monitor Call exceptions are listed for the SVC and SMC instructions respectively. Supervisor Call exceptions and the SVC instruction were formerly called Software Interrupt exceptions and the SWI instruction. Secure Monitor Call exceptions and the SMC instruction were formerly called Secure Monitor interrupts and the SMI instruction.

4.1.8 Notes

Where appropriate, additional notes about the instruction appear under further subheadings.

--- Note ---

Information that was documented in notes in previous versions of the ARM Architecture Reference Manual and its supplements has often been moved elsewhere in this supplement. For example, operand restrictions on the values of bitfields in an instruction encoding are now normally documented in the encoding-specific pseudo-code for that encoding.
4.2 Immediate constants

Thumb data-processing instructions have a different range of immediate constants from ARM® data-processing instructions.

The following classes of constant are available in Thumb-2:

- Any constant that can be produced by shifting an 8-bit value left by any number of bits. See *Shifted 8-bit values* for details of the encoding.
- Any replicated halfword constant of the form 0x00XY00XY. See *Constants of the form 0x00XY00XY* for details of the encoding.
- Any replicated halfword constant of the form 0xXY00XY00. See *Constants of the form 0xXY00XY00* for details of the encoding.
- Any replicated byte constant of the form 0xXYXYXYXY. See *Constants of the form 0xXYXYXYXY* on page 4-9 for details of the encoding.

Constants produced by rotating an 8-bit value right by 2, 4, or 6 bits are available in ARM data-processing instructions, but not in Thumb-2.

4.2.1 Encoding

The assembler encodes the constant in an instruction into \texttt{imm12}, as described below. \texttt{imm12} is mapped into the instruction encoding in \texttt{hw1[10]} and \texttt{hw2[14:12,7:0]}, in the same order.

**Shifted 8-bit values**

If the constant lies in the range 0-255, then \texttt{imm12} is the unmodified constant.

Otherwise, the 32-bit constant is rotated left until the most significant bit is bit[7]. The size of the left rotation is encoded in bits[11:7], overwriting bit[7]. \texttt{imm12} is bits[11:0] of the result.

For example, the constant 0x01100000 has its most significant bit at bit position 24. To rotate this bit to bit[7], a left rotation by 15 bits is required. The result of the rotation is 0b10001000. The 12-bit encoding of the constant consists of the 5-bit encoding of the rotation amount 15 followed by the bottom 7 bits of this result, and so is 0b011110001000.

**Constants of the form 0x00XY00XY**

Bits[11:8] of \texttt{imm12} are set to 0b0001, and bits[7:0] are set to 0xXY.

This form is UNPREDICTABLE if \texttt{bits[7:0] == 0x00}.

**Constants of the form 0xXY00XY00**

Bits[11:8] of \texttt{imm12} are set to 0b0010, and bits[7:0] are set to 0xXY.

This form is UNPREDICTABLE if \texttt{bits[7:0] == 0x00}.
Constants of the form 0xXYXYXYXY

Bits[11:8] of imm12 are set to 0b0011, and bits[7:0] are set to 0xXY.

This form is UNPREDICTABLE if bits[7:0] == 0x00.

4.2.2 Operation

// ThumbExpandImm()
// ---------------

bits(32) ThumbExpandImm(bits(12) imm12)
(imm32, -) = ThumbExpandImmWithC(imm12);
return imm12;

// ThumbExpandImmWithC()
// ---------------------

(bits(32), bit) ThumbExpandImmWithC(bits(12) imm12)
if imm12<11:10> == '00' then
  case imm12<9:8> of
    when '00'
      imm32 = ZeroExtend(imm12<7:0>, 32);
    when '01'
      if imm12<7:0> == '00000000' then UNPREDICTABLE;
      imm32 = '00000000' : imm12<7:0> : '00000000' : imm12<7:0>;
    when '10'
      if imm12<7:0> == '00000000' then UNPREDICTABLE;
      imm32 = imm12<7:0> : '00000000' : imm12<7:0> : '00000000';
    when '11'
      if imm12<7:0> == '00000000' then UNPREDICTABLE;
      imm32 = imm12<7:0> : imm12<7:0> : imm12<7:0> : imm12<7:0>;
  carry_out = APSR.C;
else
  unrotated_value = ZeroExtend('1':imm12<6:0>, 32);
  (imm32, carry_out) = ROR_C(unrotated_value, UInt(imm12<11:7>));
return (imm32, carry_out);
4.3 **Constant shifts applied to a register**

Thumb-2 constant-shifted register operands are the same as in the ARM instruction set, except that the input bits come from different positions.

<shift> is an optional shift to be applied to <Rm>. It can be any one of:

- **(omitted)**: Equivalent to LSL #0.
- **LSL #n**: logical shift left n bits. $0 \leq n \leq 31$.
- **LSR #n**: logical shift right n bits. $1 \leq n \leq 32$.
- **ASR #n**: arithmetic shift right n bits. $1 \leq n \leq 32$.
- **ROR #n**: rotate right n bits. $1 \leq n \leq 31$.
- **RRX**: rotate right one bit, with extend. Bit[0] is written to shifter_carry_out, bits[31:1] are shifted right one bit, and the Carry Flag is shifted into bit[31].

4.3.1 **Encoding**

The assembler encodes <shift> into two type bits and five immediate bits, as follows:

- **(omitted)**: type = 0b00, immediate = 0.
- **LSL #n**: type = 0b00, immediate = n.
- **LSR #n**: type = 0b01.
  - If $n < 32$, immediate = n.
  - If $n == 32$, immediate = 0.
- **ASR #n**: type = 0b10.
  - If $n < 32$, immediate = n.
  - If $n == 32$, immediate = 0.
- **ROR #n**: type = 0b11, immediate = n.
- **RRX**: type = 0b11, immediate = 0.
4.3.2 Shift operations

```plaintext
enumeration SRTType (SRTType_None, SRTType_LSL, SRTType_LSR,
                     SRTType_ASR, SRTType_ROR, SRTType_RRX);

// DecodeImmShift()
// ----------------
(SRTType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)
case type of
  when '00'
    shift_t = SRTType_LSL;
    shift_n = UInt(imm5);
  when '01'
    shift_t = SRTType_LSR;
    shift_n = if imm5 == '00000' then 32 else UInt(imm5);
  when '10'
    shift_t = SRTType_ASR;
    shift_n = if imm5 == '00000' then 32 else UInt(imm5);
  when '11'
    if imm5 == '00000' then
      shift_t = SRTType_RRX;
      shift_n = 1;
    else
      shift_t = SRTType_ROR;
      shift_n = UInt(imm5);
return (shift_t, shift_n);

// DecodeRegShift()
// ----------------
SRTType DecodeRegShift(bits(2) type)
case type of
  when '00'
    shift_t = SRTType_LSL;
  when '01'
    shift_t = SRTType_LSR;
  when '10'
    shift_t = SRTType_ASR;
  when '11'
    shift_t = SRTType_ROR;
return shift_t;

// Shift()
// -------
```

Thumb Instructions
bits(N) Shift(bits(N) value, SRTypetype, integer amount, bit carry_in)  
(result, -) = Shift_C(value, type, amount, carry_in);  
return result;  

// Shift_C()  
// ---------  

(bits(N), bit) Shift_C(bits(N) value, SRTypetype, integer amount, bit  
carry_in)  

case type of  

when SRTypetype_None // Identical to SRTypetype_LSL with amount == 0  
(result, carry_out) = (value, carry_in);  

case SRTypetype_LSL  
if amount == 0 then  
(result, carry_out) = (value, carry_in);  
else  
(result, carry_out) = LSL_C(value, amount);  

case SRTypetype_LSR  
(result, carry_out) = LSR_C(value, amount);  

case SRTypetype_ASR  
(result, carry_out) = ASR_C(value, amount);  

case SRTypetype_ROR  
(result, carry_out) = ROR_C(value, amount);  

case SRTypetype_RRX  
(result, carry_out) = RRX_C(value, carry_in);  

return (result, carry_out);
4.4 Memory accesses

Memory access instructions can use any of three addressing modes:

**Offset addressing**

The offset value is added to or subtracted from an address obtained from the base register. The result is used as the address for the memory access. The base register is unaltered.

The assembly language syntax for this mode is:

```assembly
[Rn],<offset>
```

**Pre-indexed addressing**

The offset value is added to or subtracted from an address obtained from the base register. The result is used as the address for the memory access, and written back into the base register.

The assembly language syntax for this mode is:

```assembly
[Rn],<offset>!
```

**Post-indexed addressing**

The address obtained from the base register is used, unaltered, as the address for the memory access. The offset value is added to or subtracted from the address, and written back into the base register.

The assembly language syntax for this mode is:

```assembly
[Rn],<offset>
```

In each case, `<Rn>` is the base register. `<offset>` can be:

- an immediate constant, such as `<imm8>` or `<imm12>`
- an index register, `<Rm>`
- a shifted index register, such as `<Rm>, LSL #<shift>`.

For information about unaligned access, endianness, and exclusive access, see:

- *Unaligned access support* on page 2-10
- *Endian support* on page 2-13
- *Memory stores and exclusive access* on page 2-14.
4.5 Memory hints

Some load instructions with Rt == 0b1111, are memory hints. Memory hints allow you to provide advance information to memory systems about future memory accesses, without actually loading or storing any data.

PLD and PLI are the only memory hint instructions currently provided. For details, see:
- PLD (immediate) on page 4-201
- PLD (register) on page 4-203
- PLI (immediate) on page 4-205
- PLI (register) on page 4-207.

Other memory hints are currently unallocated. Unallocated memory hints must be implemented as NOP, and software must not use them.

See also Load and store single data item, and memory hints on page 3-26 and Usage of 0b1111 as a register specifier in 32-bit encodings on page 3-38.
4.6 Alphabetical list of Thumb instructions

Every Thumb instruction is listed in this section. See Format of instruction descriptions on page 4-2 for details of the format used.
4.6.1 ADC (immediate)

Add with Carry (immediate) adds an immediate value and the carry flag value to a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**  
ADC(S)<c> <Rd>,<Rn>,#<const>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>i</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  n = UInt(Rn);  setflags = (S == '1');  
imm32 = ThumbExpandImm(i:imm3:imm8);  
if BadReg(d) || BadReg(n) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ADC(S)<c><q>  {<Rd>,} <Rn>, #<const>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not
update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. See Immediate
constants on page 4-8 for the range of allowed values.

The pre-UAL syntax ADC<c>S is equivalent to ADCS<c>.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   (result, carry, overflow) = AddWithCarry(R[n], imm32, APSR.C);
   R[d] = result;
   if setflags then
      APSR.N = result<31>;
      APSR.Z = IsZeroBit(result);
      APSR.C = carry;
      APSR.V = overflow;

Exceptions

None.
4.6.2 ADC (register)

Add with Carry (register) adds a register value, the carry flag value, and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

Encodings

**T1**

ADC<reg> <Rdn>,<Rm>

Outside IT block.

ADC<reg> <Rdn>,<Rm>

Inside IT block.

<table>
<thead>
<tr>
<th>d</th>
<th>n</th>
<th>m</th>
<th>setflags</th>
<th>shift_t</th>
<th>shift_n</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>!InITBlock()</td>
<td>SRType_None</td>
<td>0</td>
</tr>
</tbody>
</table>

**T2**

ADC(S)<reg>.W <Rd>,<Rn>,<Rm>{,<shift>}

Outside IT block.

<table>
<thead>
<tr>
<th>d</th>
<th>n</th>
<th>m</th>
<th>setflags</th>
<th>shift_t</th>
<th>shift_n</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>(S == '1')</td>
<td>DecodeImmShift(type, imm3:imm2)</td>
<td></td>
</tr>
</tbody>
</table>

if BadReg(d) || BadReg(n) || BadReg(m) THEN UNPREDICTABLE;

Architecture versions

**Encoding T1** All versions of the Thumb instruction set

**Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

ADC(S)<c><q>  {<Rd>,} <Rn>, <Rm> {,<shift>}

where:

**S**  
If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

**<c><q>**  
See *Standard assembler syntax fields* on page 4-6.

**<Rd>**  
Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

**<Rn>**  
Specifies the register that contains the first operand.

**<Rm>**  
Specifies the register that is optionally shifted and used as the second operand.

**<shift>**  
Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and both encodings are permitted. If <shift> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

A special case is that if ADC<c> <Rd>,<Rn>,<Rd> is written with <Rd> and <Rn> both in the range R0-R7, it will be assembled using encoding T2 as though ADC<c> <Rd>,<Rn> had been written. To prevent this happening, use the .W qualifier.

The pre-UAL syntax ADC<c>S is equivalent to ADCS<c>.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], shifted, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;
```

**Exceptions**

None.
4.6.3 ADD (immediate)

This instruction adds an immediate value to a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

Encodings

**T1**  
```
ADDS <Rd>,<Rn>,#<imm3>
```
Outside IT block.

```
ADD<c> <Rd>,<Rn>,#<imm3>
```
Inside IT block.

```
\begin{array}{ccccccccccccccc}
<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>imm3</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
\end{array}
```

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = !\text{InITBlock}();
\]
\[
\text{imm32} = \text{ZeroExtend}(\text{imm3}, 32);
\]

**T2**  
```
ADDS <Rdn>,#<imm8>
```
Outside IT block.

```
ADD<c> <Rdn>,#<imm8>
```
Inside IT block.

```
\begin{array}{cccccccccccccccc}
<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rdn</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
\end{array}
```

\[
d = \text{UInt}(Rdn); \ n = \text{UInt}(Rdn); \ \text{setflags} = !\text{InITBlock}();
\]
\[
\text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

**T3**  
```
ADD(S)<c>.W <Rd>,<Rn>,#<const>
```

```
\begin{array}{cccccccccccccccc}
<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
\end{array}
```

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = (S == '1');
\]
\[
\text{imm32} = \text{ThumbExpandImm}(i:imm3:imm8);
\]
\[
\text{if } d == 15 \text{ && } \text{setflags} \text{ then SEE } \text{CMN (immediate)} \text{ on page 4-68;}
\]
\[
\text{if } n == 13 \text{ then SEE } \text{ADD (SP plus immediate)} \text{ on page 4-24;}
\]
\[
\text{if } \text{BadReg}(d) \ | \ | n == 15 \text{ then UNPREDICTABLE;}
\]

**T4**  
```
ADDW<c> <Rd>,<Rn>,#<imm12>
```

```
\begin{array}{cccccccccccccccc}
<p>| | | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
\end{array}
```

\[
d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{setflags} = \text{FALSE};
\]
\[
\text{imm32} = \text{ZeroExtend}(i:imm3:imm8, 32);
\]
\[
\text{if } n == 15 \text{ then SEE ADR on page 4-28;}
\]
\[
\text{if } n == 13 \text{ then SEE } \text{ADD (SP plus immediate)} \text{ on page 4-24;}
\]
\[
\text{if } \text{BadReg}(d) \text{ then UNPREDICTABLE;}
\]
Architecture versions

Encodings T1, T2  All versions of the Thumb instruction set.

Encodings T3, T4  All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

ADD(S)<c><q>  {<Rd>,} <Rn>, #<const>  All encodings permitted
ADDW<c><q>  {<Rd>,} <Rn>, #<const>  Only encoding T4 permitted

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand. If the SP is specified for <Rn>, see ADD (SP plus immediate) on page 4-24. If the PC is specified for <Rn>, see ADR on page 4-28.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. The range of allowed values is 0-7 for encoding T1, 0-255 for encoding T2 and 0-4095 for encoding T4. See Immediate constants on page 4-8 for the range of allowed values for encoding T3.

When multiple encodings of the same length are available for an instruction, encoding T3 is preferred to encoding T4 (if encoding T4 is required, use the ADDW syntax). Encoding T1 is preferred to encoding T2 if <Rd> is specified and encoding T2 is preferred to encoding T1 if <Rd> is omitted.

The pre-UAL syntax ADD<q>S is equivalent to ADDS<q>.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  (result, carry, overflow) = AddWithCarry(R[n], imm32, '0');
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

Exceptions

None.
### 4.6.4 ADD (register)

This instruction adds a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

#### Encodings

**T1**  
\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 0 & 1 & 1 & 0 & 0 & Rm & Rn & Rd
\end{array}
\]

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = \neg \text{InITBlock();}
\]

\[
\text{(shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0);
\]

**T2**  
\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & DN & Rm & Rdn
\end{array}
\]

\[
d = \text{UInt}(DN:Rdn); \quad n = \text{UInt}(DN:Rdn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = \text{FALSE};
\]

\[
\text{(shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0);
\]

if \(d == 13 \text{ || } m == 13\) then SEE ADD (SP plus register) on page 4-26;

**T3**  
\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & S & Rn & (0) & \text{imm}3 & \text{Rd} & \text{imm}2 & \text{type} & \text{Rm}
\end{array}
\]

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1');
\]

\[
\text{(shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};
\]

if \(d == 15 \text{ && setflags}\) then SEE CMN (register) on page 4-70;

if \(n == 13\) then SEE ADD (SP plus register) on page 4-26;

if BadReg(d) || n == 15 || BadReg(m) then UNPREDICTABLE;

#### Architecture versions

**Encodings T1, T2**  
All versions of the Thumb instruction set. Before Thumb-2, encoding T2 required that either <Rdn>, or <Rm>, or both, had to be from \{R8-R12, LR, PC\}.

**Encoding T3**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

ADD(S)<c><q> {<Rd>}, <Rn>, <Rm> {,<shift>}

where:

- **S**  
  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**  
  See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**  
  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn> and encoding T2 is preferred to encoding T1 if both are available (this can only happen inside an IT block). If <Rd> is specified, encoding T1 is preferred to encoding T2.

- **<Rn>**  
  Specifies the register that contains the first operand. If the SP is specified for <Rn>, see *ADD (SP plus register)* on page 4-26.

- **<Rm>**  
  Specifies the register that is optionally shifted and used as the second operand.

- **<shift>**  
  Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and all encodings are permitted. If <shift> is specified, only encoding T3 is permitted. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

A special case is that if ADD<c> <Rd>,<Rn>,<Rd> is written and cannot be encoded using encoding T1, it is assembled using encoding T2 as though ADD<c> <Rd>,<Rn> had been written. To prevent this happening, use the .W qualifier.

The pre-UAL syntax ADD<c>S is equivalent to ADDS<c>.

**Operation**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], shifted, '0');
    if d == 15 then
        ALUWritePC(result); // setflags is always FALSE here
    else
        R[d] = result;
        if setflags then
            APSR.N = result<31>;
            APSR.Z = IsZeroBit(result);
            APSR.C = carry;
            APSR.V = overflow;
```

**Exceptions**

None.
4.6.5 ADD (SP plus immediate)

This instruction adds an immediate value to the SP value, and writes the result to the destination register.

**Encodings**

**T1**  
ADD<
<Rd>,SP,#<imm>

```plaintext
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 1 0 1 Rd imm8
```

\[d = \text{UInt}(Rd);\ \text{setflags} = \text{FALSE};\ \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32);\]

**T2**  
ADD< SP,SP,#<imm>

```plaintext
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 1 1 0 0 0 0 0 imm7
```

\[d = 13;\ \text{setflags} = \text{FALSE};\ \text{imm32} = \text{ZeroExtend}(\text{imm7}:'00', 32);\]

**T3**  
ADD(S)<
<Rd>,SP,#<const>

```plaintext
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 0 i 0 1 0 0 0 S 1 1 0 1 0 imm3 Rd imm8
```

\[d = \text{UInt}(Rd);\ \text{setflags} = (S == '1');\]
\[\text{imm32} = \text{ThumbExpandImm}(i:imm3:imm8);\]
\[\text{if } d == 15 \&\& \text{setflags then SEE } \text{CMN (immediate)} \text{ on page 4-68;}\]
\[\text{if } d == 15 \text{ then UNPREDICTABLE;}\]

**T4**  
ADDW<
<Rd>,SP,#<imm>

```plaintext
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 0 i 1 0 0 0 0 1 1 0 1 0 imm3 Rd imm8
```

\[d = \text{UInt}(Rd);\ \text{setflags} = \text{FALSE};\ \text{imm32} = \text{ZeroExtend}(i:imm3:imm8, 32);\]
\[\text{if } d == 15 \text{ then UNPREDICTABLE;}\]

**Architecture versions**

**Encodings T1, T2**  
All versions of the Thumb instruction set.

**Encodings T3, T4**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ADD(S)<c><q>  {<Rd>,} SP, #<const>   All encodings permitted
ADDW<c><q>  {<Rd>,} SP, #<const>   Only encoding T4 is permitted

where:

S          If present, specifies that the instruction updates the flags. Otherwise, the instruction does not
            update the flags.
<c><q>     See Standard assembler syntax fields on page 4-6.
<Rd>       Specifies the destination register. If <Rd> is omitted, this register is SP.
<const>    Specifies the immediate value to be added to the value obtained from <Rn>. Allowed values
            are multiples of 4 in the range 0-1020 for encoding T1, multiples of 4 in the range 0-508 for
            encoding T2 and any value in the range 0-4095 for encoding T4. See Immediate constants
            on page 4-8 for the range of allowed values for encoding T3.

When both 32-bit encodings are available for an instruction, encoding T3 is preferred to
encoding T4 (if encoding T4 is required, use the ADDW syntax).

The pre-UAL syntax ADD<c>S is equivalent to ADDS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(SP, imm32, '0');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
4.6.6 ADD (SP plus register)

This instruction adds an optionally-shifted register value to the SP value, and writes the result to the destination register.

**Encodings**

**T1**  ADD\(<c> <Rdm>, SP, <Rdm>\)

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & DM & 1 & 1 & 0 & 1 & Rdm
\end{array}
\]

\(d = \text{UInt}(\text{DM}:	ext{Rdm}); \ m = \text{UInt}(\text{DM}:	ext{Rdm}); \ \text{setflags} = \text{FALSE};\)

\((\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0);\)

**T2**  ADD\(<c> SP, <Rm>\)

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & Rm & 1 & 0 & 1
\end{array}
\]

\(d = 13; \ m = \text{UInt}(\text{Rm}); \ \text{setflags} = \text{FALSE};\)

\((\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0);\)

if \(m == 13\) then SEE encoding T1

**T3**  ADD\(\{S\}<c>.W <Rd>,SP,<Rm>\{,<shift>\}

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & S & 1 & 1 & 0 & 1 & Rm
\end{array}
\]

\(d = \text{UInt}(\text{Rd}); \ m = \text{UInt}(\text{Rm}); \ \text{setflags} = (S == '1');\)

\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3:imm2});\)

if \(d == 15 \ || \ \text{BadReg}(m)\) then UNPREDICTABLE;

**Architecture versions**

- **Encodings T1, T2**  All versions of the Thumb instruction set.
- **Encoding T3**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ADD(S)<c><q>  {<Rd>,} SP, <Rm>{, <shift>}

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not
    update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is SP.

<Rm>  Specifies the register that is optionally shifted and used as the second operand.

<shift>  Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is
         applied and all encodings are permitted. If <shift> is specified, only encoding T3 is
         permitted. The possible shifts and how they are encoded are described in Constant shifts
         applied to a register on page 4-10.

The pre-UAL syntax ADD<c>S is equivalent to ADDS<c>.

Operation

if ConditionPassed() then

    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(SP, shifted, '0');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
4.6.7 ADR

Address to Register adds an immediate value to the PC value, and writes the result to the destination register.

**Encodings**

**T1**  
ADR<c> <Rd>,<label>  

\[
\begin{array}{cccccccccccccccc}
1 & 5 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 & 0 & 0 & \text{Rd} & \text{imm8} \\
\end{array}
\]

d = UInt(Rd);  imm32 = ZeroExtend(imm8:'00', 32);  add = TRUE;

**T2**  
ADR<c>.W <Rd>,<label>  

\[
\begin{array}{cccccccccccccccc}
1 & 5 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm8} \\
\end{array}
\]

\[
\text{SUB <Rd>,PC,#0} \quad \text{Special case for zero offset}
\]

d = UInt(Rd);  imm32 = ZeroExtend(i:imm3:imm8, 32);  add = FALSE;  
if BadReg(d) then UNPREDICTABLE;

**T3**  
ADR<c>.W <Rd>,<label>  

\[
\begin{array}{cccccccccccccccc}
1 & 5 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm8} \\
\end{array}
\]

\[
\text{<label> after current instruction}
\]

d = UInt(Rd);  imm32 = ZeroExtend(i:imm3:imm8, 32);  add = TRUE;  
if BadReg(d) then UNPREDICTABLE;

**Architecture versions**

**Encodings T1**  
All versions of the Thumb instruction set.

**Encodings T2, T3**  
All versions of the Thumb instruction set from Thumb-2 onwards.
### Assembler syntax

- **ADR<c><q> <Rd>, <label>**  
  Normal syntax
- **ADD<c><q> <Rd>, PC, #<const>**  
  Alternative for encodings T1, T3
- **SUB<c><q> <Rd>, PC, #<const>**  
  Alternative for encoding T2

where:

- **<c><q>**  
  See *Standard assembler syntax fields* on page 4-6.
- **<Rd>**  
  Specifies the destination register.
- **<label>**  
  Specifies the label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the `Align(PC, 4)` value of the ADR instruction to this label.
  
  If the offset is positive, encodings T1 and T3 are permitted with `imm32` equal to the offset. Allowed values of the offset are multiples of four in the range 0 to 1020 for encoding T1 and any value in the range 0 to 4095 for encoding T3.
  
  If the offset is negative, encoding T2 is permitted with `imm32` equal to minus the offset. Allowed values of the offset are -4095 to -1.

In the alternative syntax forms:

- **<const>**  
  Specifies the offset value for the **ADD** form and minus the offset value for the **SUB** form. Allowed values are multiples of four in the range 0 to 1020 for encoding T1 and any value in the range 0 to 4095 for encodings T2 and T3.

| ——— Note ——— |
| It is recommended that the alternative syntax forms are avoided where possible. However, the only possible syntax for encoding T2 with all immediate bits zero is **SUB<c><q> <Rd>,PC,#0**.

### Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC, 4);    // Word-aligned PC
    R[d] = if add then (base + imm32) else (base - imm32);
```

### Exceptions

None.
4.6.8 **AND (immediate)**

This instruction performs a bitwise AND of a register value and an immediate value, and writes the result to the destination register.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td><code>AND(S)&lt;c&gt; &lt;Rd&gt;,&lt;Rn&gt;,#&lt;const&gt;</code></td>
</tr>
</tbody>
</table>

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
-------------  -------------  -------------
d = UInt(Rd);  n = UInt(Rn);  setflags = (S == '1');
(imm32, carry) = ThumbExpandImmWithC(i:imm3:imm8, APSR.C);
if d == 15 && setflags then SEE TST (immediate) on page 4-397;
if BadReg(d) || BadReg(n) then UNPREDICTABLE;
```

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

AND(S)<c><q>  {<Rd>,} <Rn>, #<const>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. See Immediate constants on page 4-8 for the range of allowed values.

The pre-UAL syntax AND<c>S is equivalent to ANDS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] AND imm32;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
4.6.9 **AND (register)**

This instruction performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

ANDS <Rdn>,<Rm>  
AND<6> <Rdn>,<Rm>  

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 1 0 0 0 0 0 0 0 0 | Rm | Rdn |

\[ d = \text{UInt}(\text{Rdn}); \quad n = \text{UInt}(\text{Rdn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = \neg \text{InITBlock}(); \]
\[ (\text{shift}_t, \text{shift}_n) = (\text{SRTType}_{\text{None}}, 0); \]

**T2**

AND(S)<c>.W <Rd>,<Rn>,<Rm>{,<shift>}

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| 1 1 1 0 1 0 1 0 0 0 0 | S | Rn | (0) | imm3 | Rd | imm2 | type | Rm |

\[ d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = (S == '1'); \]
\[ (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3:imm2}); \]
\[ \text{if } d == 15 \&\& \text{setflags} \text{ then } \text{SEE TST (register) on page 4-399}; \]
\[ \text{if } \text{BadReg}(d) \text{ || } \text{BadReg}(n) \text{ || } \text{BadReg}(m) \text{ THEN UNPREDICTABLE}; \]

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set

**Encoding T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{AND}(S)\{c\}<q> \{<Rd>,\} <Rn>, <Rm> \{,<shift>\} \]

where:

- **S**
  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**
  See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**
  Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

- **<Rn>**
  Specifies the register that contains the first operand.

- **<Rm>**
  Specifies the register that is optionally shifted and used as the second operand.

- **<shift>**
  Specifies the shift to apply to the value read from \(<Rm>\). If \(<shift>\) is omitted, no shift is applied and both encodings are permitted. If \(<shift>\) is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

A special case is that if \(\text{AND}(c)\) \(<Rd>,<Rn>,<Rd>\) is written with \(<Rd>\) and \(<Rn>\) both in the range R0-R7, it will be assembled using encoding T2 as though \(\text{AND}(c)\) \(<Rd>,<Rn>\) had been written. To prevent this happening, use the .W qualifier.

The pre-UAL syntax \(\text{AND}(c)S\) is equivalent to \(\text{ANDS}(c)\).

**Operation**

\[
\text{if ConditionPassed()} \text{ then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
(shifted, \text{carry}) = \text{Shift}_C(R[m], \text{shift}_t, \text{shift}_n, \text{APSR}.C);
\]

\[
\text{result} = R[n] \text{ AND shifted;}
\]

\[
R[d] = \text{result;}
\]

\[
\text{if setflags then}
\]

\[
\text{APSR}.N = \text{result}<31>;
\]

\[
\text{APSR}.Z = \text{IsZeroBit(result)};
\]

\[
\text{APSR}.C = \text{carry};
\]

\[
// \text{APSR}.V \text{ unchanged}
\]

**Exceptions**

None.
### 4.6.10 ASR (Immediate)

Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the destination register. It can optionally update the condition flags based on the result.

#### Encodings

**T1**

ASR <Rd>,<Rm>,#<imm5>  
Outside IT block.

ASR<c> <Rd>,<Rm>,#<imm5>  
Inside IT block.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>imm5</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{setflags} = \text{!InITBlock}(); \]
\[ (-, \ shift_n) = \text{DecodeImmShift}('10', \imm5); \]

**T2**

ASR(S)<c>.W <Rd>,<Rm>,#<imm5>  

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>(0)</td>
<td>imm3</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{setflags} = (S == '1'); \]
\[ (-, \ shift_n) = \text{DecodeImmShift}('10', \imm3:imm2); \]

if BadReg(d) | | BadReg(m) THEN UNPREDICTABLE;

#### Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set.

**Encoding T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{ASR}(S)<c><q> \quad <Rd>, \ <Rm>, \ #<\text{imm}5>
\]

where:

- \(S\): If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- \(<c><q>\): See *Standard assembler syntax fields* on page 4-6.

- \(<Rd>\): Specifies the destination register.

- \(<Rm>\): Specifies the register that contains the first operand.

- \(<\text{imm}5>\): Specifies the shift amount, in the range 1 to 32. See *Constant shifts applied to a register* on page 4-10.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  (result, carry) = \text{Shift}_C(R[m], \ SRType_{ASR}, \ shift_n, \ APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
4.6.11 ASR (register)

Arithmetic Shift Right (register) shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register. It can optionally update the condition flags based on the result.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding T1</th>
<th>ASRS</th>
<th>&lt;Rdn&gt;,&lt;Rm&gt;</th>
<th>Outside IT block.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ASR&lt;e&gt;</td>
<td>&lt;Rdn&gt;,&lt;Rm&gt;</td>
<td>Inside IT block.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 0 0 1 0 0 Rm Rdn</td>
</tr>
</tbody>
</table>

d = UInt(Rdn); n = UInt(Rd); m = UInt(Rm); setflags = !InITBlock();

<table>
<thead>
<tr>
<th>Encoding T2</th>
<th>ASR{S}&lt;e&gt;.W &lt;Rd&gt;,&lt;Rn&gt;,&lt;Rm&gt;</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 0 1 0 0 1 0 S Rn 1 1 1 1 Rd 0 0 0 0 Rm</td>
</tr>
</tbody>
</table>

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == '1');
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

- **Encoding T1** All versions of the Thumb instruction set
- **Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ ASR(S) <c><q> <Rd>, <Rn>, <Rm> \]

where:

- **S** If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.
- **<c><q>** See *Standard assembler syntax fields* on page 4-6.
- **<Rd>** Specifies the destination register.
- **<Rn>** Specifies the register that contains the first operand.
- **<Rm>** Specifies the register whose bottom byte contains the amount to shift by.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[m]<7:0>);
    (result, carry) = Shift_C(R[n], SRType_ASR, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

**Exceptions**

None.
4.6.12  B

Branch causes a branch to a target address.

Encodings

T1  B<c> <label>  Not allowed in IT block.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 1 1 0 1  cond  imm8

imm32 = SignExtend(imm8:’0’, 32);
if cond == ’1110’ then SEE Permanently undefined space on page 3-36;
if cond == ’1111’ then SEE SVC (formerly SWI) on page 4-375;
if InITBlock() then UNPREDICTABLE;

T2  B<c> <label>  Outside or last in IT block

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 1 1 1 0 0  imm11

imm32 = SignExtend(imm11:’0’, 32);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

T3  B<c>.W <label>  Not allowed in IT block.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 1 1 1 1 0  S  cond  imm6  1 0  J1 0  J2  imm11

imm32 = SignExtend(S:J2:J1:imm6:imm11:’0’, 32);
if cond<3:1> == ’111’ then
    SEE Branches, miscellaneous control instructions on page 3-31;
if InITBlock() then UNPREDICTABLE;

T4  B<c>.W <label>  Outside or last in IT block

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 1 1 1 1 0  S  imm10  1 0  J1 1  J2  imm11

I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);
imm32 = SignExtend(S:I1:I2:imm10:imm11:’0’, 32);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Architecture versions

Encodings T1, T2  All versions of the Thumb instruction set

Encodings T3, T4  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

B\(<c><q>\) \(<label>\)

where:

\(<c><q>\)  \(\text{See } Standard\ assembler\ syntax\ fields\ on\ page\ 4-6.\)

--- **Note** ---

Encodings T1 and T3 are conditional in their own right, and do not require an IT instruction to make them conditional.

For encodings T1 and T3, \(<c>\) is not allowed to be AL or omitted. The 4-bit encoding of the condition is placed in the instruction and not in a preceding IT instruction, and the instruction is not allowed to be in an IT block. As a result, encodings T1 and T2 are never both available to the assembler, nor are encodings T3 and T4.

\(<label>\)  Specifies the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that will set imm32 to that offset.

Allowed offsets are even numbers in the range -256 to 254 for encoding T1, -2048 to 2046 for encoding T2, -1048576 to 1048574 for encoding T3, and -16777216 to 16777214 for encoding T4.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   BranchWritePC(PC + imm32);

**Exceptions**

None.
4.6.13 **BFC**

Bit Field Clear clears any number of adjacent bits at any position in a register, without affecting the other bits in the register.

**Encodings**

**T1**  
BFC\(<c> \langle Rd\rangle,\langle lsb\rangle,\langle width\rangle\)

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm2} & (0) & \text{msb}
\end{array}
\]

\(d = \text{UInt}(\text{Rd}); \ msbit = \text{UInt}(\text{msb}); \ \text{lsbit} = \text{UInt}(\text{imm3}:\text{imm2});\)  
if BadReg\((d)\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

BFC<c><q>  <Rd>, #<lsb>, #<width>

where:

<c><q>    See Standard assembler syntax fields on page 4-6.
<Rd>      Specifies the destination register.
<lsb>     Specifies the least significant bit that is to be cleared, in the range 0 to 31. This determines
          the required value of lsbit.
<width>    Specifies the number of bits to be cleared, in the range 1 to 32-<lsb>. The required value
          of msbit is <lsb>+<width>-1.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if msbit >= lsbit then
        R[d]<msbit:lsbit> = Replicate('0', msbit-lsbit+1);
        // Other bits of R[d] are unchanged
    else
        UNPREDICTABLE;

Exceptions

None.
4.6.14 BFI

Bit Field Insert copies any number of low order bits from a register into the same number of adjacent bits at any position in the destination register.

Encodings

**T1**  \(\text{BFI}<c> <Rd>,<Rn>,#<\text{lsb}>,#<\text{width}>\)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>(0)</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  n = UInt(Rn);  msbit = UInt(msb);  lsbit = UInt(imm3:imm2);
if n == 15 then SEE \(BFC\) on page 4-40;
if BadReg(d) || n == 13 then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

BFI<c><q>  <Rd>, <Rn>, #<lsb>, #<width>

where:

<c><q>    See *Standard assembler syntax fields* on page 4-6.

<Rd>     Specifies the destination register.

<Rn>     Specifies the source register.

<lsb>    Specifies the least significant destination bit.

<width>  Specifies the number of bits to be copied.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  if msbit >= lsbit then
    R[d]<msbit:lsbit> = R[n]<{msbit-}lsbit):0>;
    // Other bits of R[d] are unchanged
  else
    UNPREDICTABLE;

**Exceptions**

None.
4.6.15   BIC (immediate)

Bit Clear (immediate) performs a bitwise AND of a register value and the complement of an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**   BIC(S)<c> <Rd>,<Rn>,#<const>

```
   1 1 1 1 0 i 0 0 0 1 S    Rn    0 imm3    Rd    imm8
```

\( d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad \text{setflags} = (S == '1'); \)
\( (\text{imm32}, \text{carry}) = \text{ThumbExpandImmWithC}(i:imm3:imm8, \text{APSR.C}); \)
\( \text{if BadReg}(d) \quad || \quad \text{BadReg}(n) \text{ then UNPREDICTABLE;} \)

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

BIC(S)<c><q> {<Rd>,} <Rn>, #<const>

where:

- **S**
  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**
  See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**
  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

- **<Rn>**
  Specifies the register that contains the operand.

- **<const>**
  Specifies the immediate value to be added to the value obtained from <Rn>. See *Immediate constants* on page 4-8 for the range of allowed values.

The pre-UAL syntax BIC<c>S is equivalent to BICS<c>.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] AND NOT(imm32);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged
```

**Exceptions**

None.
4.6.16  **BIC (register)**

Bit Clear (register) performs a bitwise AND of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**  
BICS  \(<Rdn>,<Rm>\)  
\(BIC<c> <Rdn>,<Rm>\)  

Outside IT block.

Inside IT block.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rm</td>
<td>Rdn</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rdn); \ n = \text{UInt}(Rdn); \ m = \text{UInt}(Rm); \ \text{setflags} = \text{!IniITBlock}();\)

\((\text{shift}_t, \text{shift}_n) = (\text{SRTtype}_\text{None}, 0);\)

**T2**  
BIC\(\{S\}<c>.W <Rd>,<Rn>,<Rm>{,<shift>}\)

All versions of the Thumb instruction set from Thumb-2 onwards.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>(0)</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
<td>type</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{setflags} = (S = '1');\)

\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(type, \text{imm3:imm2});\)

if BadReg(d) \| \| BadReg(n) \| \| BadReg(m) THEN UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set

**Encoding T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

BIC(S)<c><q>  {<Rd>,} <Rn>, <Rm> {,<shift>}

where:

S       If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.
<c><q>  See Standard assembler syntax fields on page 4-6.
<Rd>    Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>    Specifies the register that contains the first operand.
<Rm>    Specifies the register that is optionally shifted and used as the second operand.
<shift> Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and both encodings are permitted. If <shift> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in Constant shifts applied to a register on page 4-10.

The pre-UAL syntax BIC<c>S is equivalent to BICS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
    result = R[n] AND NOT(shifted);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
4.6.17  **BKPT**

Breakpoint causes a software breakpoint to occur.

**Encodings**

**T1**  \texttt{BKPT \#<imm8>}

\begin{center}
\begin{tabular}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 1 & 0 & \multicolumn{14}{c}{imm8}
\end{tabular}
\end{center}

\texttt{imm32 = ZeroExtend(imm8, 32)};
// \texttt{imm32} is for assembly/disassembly only and is ignored by hardware.

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from v5 onwards.
Assembler syntax

BKPT<q>  #<imm8>

where:

<q>        See Standard assembler syntax fields on page 4-6.
<imm8>     Specifies an 8-bit value that is stored in the instruction. This value is ignored by the ARM hardware, but can be used by a debugger to store additional information about the breakpoint.

Operation

EncodingSpecificOperations();
Breakpoint();

Exceptions

Prefetch Abort.
4.6.18  **BL, BLX (immediate)**

Branch with Link (immediate) calls a subroutine at a PC-relative address.

**Encodings**

**T1**   \( \text{BL<c> <label>} \)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>S</th>
<th>imm10</th>
<th></th>
<th></th>
<th>J1</th>
<th>J2</th>
<th>imm11</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>imm10</td>
<td></td>
<td></td>
<td>J1</td>
<td>J2</td>
<td>imm11</td>
</tr>
</tbody>
</table>

I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);
imm32 = SignExtend(S:1:2:imm10:imm11::00, 32);
toARM = FALSE;
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**T2**   \( \text{BLX<c> <label>} \)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>S</th>
<th>imm10H</th>
<th></th>
<th></th>
<th>J1</th>
<th>J2</th>
<th>imm10L</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>imm10H</td>
<td></td>
<td></td>
<td>J1</td>
<td>J2</td>
<td>imm10L</td>
<td>0</td>
</tr>
</tbody>
</table>

I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);
imm32 = SignExtend(S:1:2:imm10H:imm10L::00, 32);
toARM = TRUE;
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Architecture versions**

**Encodings T1, T2**  \( \quad \) All versions of the Thumb instruction set.

Before Thumb-2, J1 and J2 were both 1, resulting in a smaller branch range. The instructions could be executed as two separate 16-bit instructions, with the first instruction instr1 setting LR to PC + SignExtend(instr1<10:0>::0000000000000000, 32) and the second instruction completing the operation. This is no longer possible in Thumb-2.
Assembler syntax

BL(X)<c><q> <label>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

X If present, specifies a change to the ARM instruction set. If X is omitted, the processor remains in Thumb state.

<label> Specifies the label of the instruction that is to be branched to.

For BL (encoding T1), the assembler calculates the required value of the offset from the PC value of the BL instruction to this label, then selects an encoding that will set imm32 to that offset. Allowed offsets are even numbers in the range -16777216 to 16777214.

For BLX (encoding T2), the assembler calculates the required value of the offset from the Align(PC,4) value of the BLX instruction to this label, then selects an encoding that will set imm32 to that offset. Allowed offsets are multiples of 4 in the range -16777216 to 16777212.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    next_instr_addr = PC;
    LR = next_instr_addr<31:1> : '1';
    if toARM then
        SelectInstrSet(InstrSet_ARM);
        BranchWritePC(Align(PC,4) + imm32);
    else
        SelectInstrSet(InstrSet_Thumb);
        BranchWritePC(PC + imm32);

Exceptions

None.
4.6.19 **BLX (register)**

Branch and Exchange calls a subroutine at an address and instruction set specified by a register.

**Encodings**

**T1** \texttt{BLX<c> \textless Rm\textgreater} \hspace{1cm} Outside or last in IT block

\begin{tabular}{ccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & Rm & (0)(0)(0) \\
\end{tabular}

\[ m = \text{UInt}(Rm); \]
\[ \text{if } m == 15 \text{ then UNPREDICTABLE;} \]
\[ \text{if InITBlock()} \&\& !\text{LastInITBlock()} \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1** \hspace{1cm} All versions of the Thumb instruction set from v5 onwards.
Assembler syntax

BLX<c><q>  <Rm>

where:

<c><q>        See Standard assembler syntax fields on page 4-6.

<Rm>         Specifies the register that contains the branch target address and instruction set selection bit.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    next_instr_addr = PC - 2;
    LR = next_instr_addr<31:1> : '1';
    BXWritePC(R[m]);

Exceptions

None.
4.6.20 BX

Branch and Exchange causes a branch to an address and instruction set specified by a register.

Encodings

**T1** \( \text{BX}<c> \ <Rm> \)

Outside or last in IT block

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 1 1 0 Rm (0) (0) (0)</td>
</tr>
</tbody>
</table>

\( m = \text{UInt}(Rm); \)

if \( \text{InITBlock()} \) \&\& \( !\text{LastInITBlock()} \) then UNPREDICTABLE;

Architecture versions

**Encoding T1** All versions of the Thumb instruction set.
Assembler syntax

`BX<c><q> <Rm>`

where:

`<c><q>` See *Standard assembler syntax fields* on page 4-6.

`<Rm>` Specifies the register that contains the branch target address and instruction set selection bit.

Operation

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    BXWritePC(R[m]);
```

Exceptions

None.
4.6.21 BXJ

Branch and Exchange Jazelle attempts to change to Jazelle state. If the attempt fails, it branches to an address and instruction set specified by a register as though it were a BX instruction.

Encodings

T1    BXJ<=><Rm>         Outside or last in IT block

```
  1 1 1 1 0 0 1 1 1 1 0 0  Rm 1 0 (0) 0 (1) (1) (1) (0) (0) (0) (0) (0) (0)
```

\[
m = \text{UInt(Rm)};
\]
\[
\text{if BadReg(m) then UNPREDICTABLE;}
\]
\[
\text{if InITBlock() && !LastInITBlock() then UNPREDICTABLE;}
\]

Architecture versions

Encoding T1         All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

BXJ\(<c><q>\)  \(<Rm>\)

where:

\(<c><q>\)   See *Standard assembler syntax fields* on page 4-6.

\(<Rm>\)   Specifies the register that specifies the branch target address and instruction set selection bit to be used if the attempt to switch to Jazelle state fails.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   if JazelleAcceptsExecution() then
      SwitchToJazelleExecution();
   else
      BXWritePC(R[m]);

**Exceptions**

None.
4.6.22 CBNZ

Compare and Branch on Non-Zero compares the value in a register with zero, and conditionally branches forward a constant value. It does not affect the condition flags.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Instruction</th>
<th>Architecture versions</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>CBNZ &lt;Rn&gt;,&lt;label&gt;</td>
<td>All versions of the Thumb instruction set from Thumb-2 onwards.</td>
</tr>
</tbody>
</table>

n = UInt(Rn); imm32 = ZeroExtend(i:imm5:0', 32);
if InITBlock() then UNPREDICTABLE;
**Assembler syntax**

`CBNZ<q>  <Rn>, <label>`

where:

- `<q>` See Standard assembler syntax fields on page 4-6.
- `<Rn>` Specifies the register that contains the first operand.
- `<label>` Specifies the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the `CBNZ` instruction to this label, then selects an encoding that will set `imm32` to that offset. Allowed offsets are even numbers in the range 0 to 126.

**Operation**

```assembly
EncodingSpecificOperations();
if IsZeroBit(R[n]) == '0' then
    BranchWritePC(PC + imm32);
```

**Exceptions**

None.
4.6.23 CBZ

Compare and Branch on Zero compares the value in a register with zero, and conditionally branches forward a constant value. It does not affect the condition flags.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding T1</th>
<th>CBZ &lt;Rn&gt;,&lt;label&gt;</th>
</tr>
</thead>
</table>

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
1 0 1 1 0 1 i 1 imm5 Rn
```

\[ n = \text{UInt}(Rn); \quad \text{imm}32 = \text{ZeroExtend}(i:\text{imm}5:'0', 32); \]
\[ \text{if InITBlock()} \text{ then UNPREDICTABLE}; \]

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

CBZ<q>  <Rn>, <label>

where:

<q>      See Standard assembler syntax fields on page 4-6.

<Rn>     Specifies the register that contains the first operand.

<label> Specifies the label of the instruction that is to be branched to. The assembler calculates the 
required value of the offset from the PC value of the CBZ instruction to this label, then 
selects an encoding that will set imm32 to that offset. Allowed offsets are even numbers in 
the range 0 to 126.

Operation

EncodingSpecificOperations();
if IsZeroBit(R[n]) == '1' then 
   BranchWritePC(PC + imm32);

Exceptions

None.
4.6.24 CDP, CDP2

Coprocessor Data Processing tells a coprocessor to perform an operation that is independent of ARM registers and memory.

If no coprocessor can execute the instruction, an Undefined Instruction exception is generated.

**Encodings**

**T1**  
CDP<0> <coproc>,<opc1>,<CRd>,<CRn>,<CRm>,<opc2>  

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 C 1 1 0 opc1 CRn CRd coproc opc2 0</td>
</tr>
<tr>
<td>-----------------------------------------</td>
</tr>
<tr>
<td>1 1 1 C 1 1 0 opc1 CRn CRd coproc opc2 0</td>
</tr>
</tbody>
</table>

\[ cp = \text{UInt(coproc)}; \quad \text{opc0} = C; \quad \text{// CDP if } C = '0', \text{ CDP2 if } C = '1' \]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

CDP(2)<c><q> <coproc>, #<opc1>, <CRd>, <CRn>, <CRm> {,#<opc2>}

where:

2 If specified, selects the C == 1 form of the encoding. If omitted, selects the C == 0 form.

<c><q> See Standard assembler syntax fields on page 4-6.

<coproc> Specifies the name of the coprocessor, and causes the corresponding coprocessor number to be placed in the cp_num field of the instruction. The standard generic coprocessor names are p0, p1, ..., p15.

<opc1> Is a coprocessor-specific opcode, in the range 0 to 15.

<CRd> Specifies the destination coprocessor register for the instruction.

<CRn> Specifies the coprocessor register that contains the first operand.

<CRm> Specifies the coprocessor register that contains the second operand.

<opc2> Is a coprocessor-specific opcode in the range 0 to 7. If it is omitted, <opc2> is assumed to be 0.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if !Coproc_Accepted(cp, ThisInstr()) then
        RaiseCoprocessorException();
    else
        Coproc_InternalOperation(cp, ThisInstr());

Exceptions

Undefined Instruction.

Notes

Coprocessor fields Only instruction bits[31:24], bits[11:8], and bit[4] are architecturally defined. The remaining fields are recommendations.
4.6.25 CLREX

Clear Exclusive clears the local record of the executing processor that an address has had a request for an exclusive access.

**Encodings**

**T1** CLREX\(<c>\)

```
1 1 1 1 0 0 1 1 1 0 1 1 (1)(1)(1)(1) 1 0 (0) 0 (1)(1)(1)(1) 0 0 1 0 (1)(1)(1)(1)
```

// Do nothing

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

CLREX<c><q>

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    ClearExclusiveMonitors();

**Exceptions**

None.
4.6.26  CLZ

Count Leading Zeros returns the number of binary zero bits before the first binary one bit in a value.

**Encoding**

**T1**  \( \text{CLZ}^{c<} <\text{Rd}>,<\text{Rm}> \)

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad m2 = \text{UInt}(\text{Rm2}); \)

if BadReg(d) || BadReg(m) || m2 != m then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

CLZ<c><q>  <Rd>,  <Rm>

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register.

<Rm> Specifies the register that contains the operand. Its number must be encoded twice in encoding T1, in both the Rm and Rm2 fields.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   result = 31 - HighestSetBit(R[m]);  // = 32 if R[m] is zero
   R[d] = result<31:0>;

**Exceptions**

None.
4.6.27 **CMN (immediate)**

Compare Negative (immediate) adds a register value and an immediate value. It updates the condition flags based on the result, and discards the result.

**Encodings**

**T1**  
```
CMN<cond> <Rn>,#<const>
```

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>i</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ n = \text{UInt}(\text{Rn}); \quad \text{imm32} = \text{ThumbExpandImm}(i:imm3:imm8); \]
\[ \text{if } n == 15 \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

CMN<ch><q> <Rn>, #<const>

where:

<ch><q> See Standard assembler syntax fields on page 4-6.

<Rn> Specifies the register that contains the operand.

<const> Specifies the immediate value to be added to the value obtained from <Rn>. See Immediate constants on page 4-8 for the range of allowed values.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   (result, carry, overflow) = AddWithCarry(R[n], imm32, '0');
   APSR.N = result<31>;
   APSR.Z = IsZeroBit(result);
   APSR.C = carry;
   APSR.V = overflow;

Exceptions

None.
4.6.28 CMN (register)

Compare Negative (register) adds a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

**Encodings**

**T1**  
CMN<
< \text{<Rn>},<\text{Rm}> 

\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & \text{Rm} & \text{Rn} \\
\end{array}

\quad n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)};
\quad (\text{shift}_t, \text{shift}_n) = (\text{SRTType_None}, 0);

**T2**  
CMN<
< \text{<Rn>},<\text{Rm}> \{,<\text{<shift>}} 

\begin{array}{cccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & \text{Rn} & (0) & \text{imm3} & 1 & 1 & 1 & \text{imm2} & \text{type} & \text{Rm} \\
\end{array}

\quad n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)};
\quad (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};
\quad \text{if } n == 15 \quad || \quad \text{BadReg(m) then UNPREDICTABLE;}

**Architecture versions**

- **Encoding T1**  
  All versions of the Thumb instruction set
- **Encoding T2**  
  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\textbf{CMN}<\textit{c}><\textit{q}>  <Rn>, <Rm> {,<textit{<shift>}}}

where:

<\textit{c}><\textit{q}>   See \textit{Standard assembler syntax fields} on page 4-6.

<\textit{Rn}>   Specifies the register that contains the first operand.

<\textit{Rm}>   Specifies the register that is optionally shifted and used as the second operand.

<\textit{<shift>}>   Specifies the shift to apply to the value read from <\textit{Rm}>. If <\textit{<shift>}> is omitted, no shift is applied and both encodings are permitted. If <\textit{<shift>}> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in \textit{Constant shifts applied to a register} on page 4-10.

Operation

\begin{verbatim}
if ConditionPassed() then
  EncodingSpecificOperations();
  shifted = Shift(R[m], shift_t, shift_n, APSR.C);
  (result, carry, overflow) = AddWithCarry(R[n], shifted, '0');
  APSR.N = result<31>;
  APSR.Z = IsZeroBit(result);
  APSR.C = carry;
  APSR.V = overflow;
\end{verbatim}

Exceptions

None.
4.6.29 **CMP (immediate)**

Compare (immediate) subtracts an immediate value from a register value. It updates the condition flags based on the result, and discards the result.

**Encodings**

**T1**

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 0 & 1 & 0 & 1 & | & Rn & | & imm8 \\
\end{array}
\]

\[n = \text{UInt}(\text{Rdn}); \; \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);\]

**T2**

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & | & Rn & 0 & | & \text{imm3} & 1 & 1 & 1 & | & \text{imm8} \\
\end{array}
\]

\[n = \text{UInt}(\text{Rn}); \; \text{imm32} = \text{ThumbExpandImm}(i:\text{imm3}:\text{imm8});\]

if \(n == 15\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set.

**Encoding T2**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{CMP}\langle c\rangle\langle q\rangle \quad \langle Rn\rangle, \ #\langle \text{const}\rangle
\]

where:

\(\langle c\rangle\langle q\rangle\) See *Standard assembler syntax fields* on page 4-6.

\(\langle Rn\rangle\) Specifies the register that contains the operand.

\(\langle \text{const}\rangle\) Specifies the immediate value to be added to the value obtained from \(\langle Rn\rangle\). The range of allowed values is 0-255 for encoding T1. See *Immediate constants* on page 4-8 for the range of allowed values for encoding T2.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   (result, carry, overflow) = AddWithCarry(R[n], NOT(imm32), '1');
   APSR.N = result<31>;
   APSR.Z = IsZeroBit(result);
   APSR.C = carry;
   APSR.V = overflow;

**Exceptions**

None.
4.6.30 CMP (register)

Compare (register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

**Encodings**

**T1**  CMP\(<c>\) <Rn>,<Rm>  
<Rn> and <Rm> both from R0-R7

\[
\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & \text{Rm} & \text{Rn} \\
\end{array}
\]

\[
n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \\
(\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0);
\]

**T2**  CMP\(<c>\) <Rn>,<Rm>  
<Rn> and <Rm> not both from R0-R7

\[
\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & N & \text{Rm} & \text{Rn} \\
\end{array}
\]

\[
n = \text{UInt}(N:Rn); \quad m = \text{UInt}(\text{Rm}); \\
(\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0); \\
\text{if } n < 8 \text{ } \&\& \text{ } m < 8 \text{ then UNPREDICTABLE;} \\
\text{if } n == 15 \text{ then UNPREDICTABLE;}
\]

**T3**  CMP\(<c>.W\) <Rn>, <Rm> {,<shift>}  

\[
\begin{array}{cccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & \text{Rn} & (0) & \text{imm3} & 1 & 1 & 1 & \text{imm2} & \text{type} & \text{Rm} \\
\end{array}
\]

\[
n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \\
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)}; \\
\text{if } n == 15 \text{ } || \text{ BadReg(m) then UNPREDICTABLE;}
\]

**Architecture versions**

**Encodings T1, T2**  All versions of the Thumb instruction set.

**Encoding T3**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

CMN<c><q> <Rn>, <Rm> {,<shift>}

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that is optionally shifted and used as the second operand.

<shift> Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and all encodings are permitted. If shift is specified, only encoding T3 is permitted. The possible shifts and how they are encoded are described in Constant shifts applied to a register on page 4-10.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], NOT(shifted), '1');
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

Exceptions

None.
4.6.31 CPS

Change Processor State changes one or more of the A, I, and F interrupt disable bits and the mode bits of the CPSR, without changing the other CPSR bits.

Encodings

T1  CPS<effect> <iflags>  

Not allowed in IT block.

T2  CPS<effect>.W <iflags>{,#<mode>}  

Not allowed in IT block.  

Architecture versions

Encodings T1, T2  All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

CPS<effect><q>  <iflags> {, #<mode>}  

CPS<q>  #<mode>

where:

<effect>  Specifies the effect required on the A, I, and F bits in the CPSR. This is one of:

IE  Interrupt Enable. This sets the specified bits to 0.

ID  Interrupt Disable. This sets the specified bits to 1.

If <effect> is specified, the bits to be affected are specified by <iflags>. The mode can optionally be changed by specifying a mode number as <mode>.
If `<effect>` is not specified, then:

- `<iflags>` is not specified and interrupt settings are not changed
- `<mode>` specifies the new mode number.

See *Standard assembler syntax fields* on page 4-6.

**<iflags>**

Is a sequence of one or more of the following, specifying which interrupt disable flags are affected:

- **a** Sets the A bit in the instruction, causing the specified effect on the CPSR A (imprecise data abort) bit.
- **i** Sets the I bit in the instruction, causing the specified effect on the CPSR I (IRQ interrupt) bit.
- **f** Sets the F bit in the instruction, causing the specified effect on the CPSR F (FIQ interrupt) bit.

**<mode>**

Specifies the number of the mode to change to. If this option is omitted, no mode change occurs.

**Operation**

EncodingSpecificOperations();
if CurrentModeIsPrivileged() then
  if enable then
    if affectA then CPSR.A = '0';
    if affectI then CPSR.I = '0';
    if affectF then CPSR.F = '0';
  if disable then
    if affectA then CPSR.A = '1';
    if affectI then CPSR.I = '1';
    if affectF then CPSR.F = '1';
  if changemode then
    CPSR.M[4:0] = mode;

**Exceptions**

None.
4.6.32 CPY

Copy is a pre-UAL synonym for MOV (register).
Assembler syntax

CPY  <Rd>, <Rn>

This is equivalent to:

MOV  <Rd>, <Rn>

Exceptions

None.
4.6.33 DBG

Debug Hint provides a hint to debug and related systems. See their documentation for what use (if any) they make of this instruction.

Encodings

**T1**  
DBG<
 #<option>

```
1 1 1 1 0 0 1 1 1 0 1 0 (1) (1) (1) 1 0 (0) 0 (0) 0 0 1 1 1 1 1 1 option
```

// Do nothing

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from v7 onwards.
**Assembler syntax**

DBG<c><q>  #<option>

where:

<c><q>    See *Standard assembler syntax fields* on page 4-6.

<option> Provides extra information about the hint, and is in the range 0 to 15.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  Hint_Debug(option);

**Exceptions**

None.
4.6.34  **DMB**

Data Memory Barrier acts as a memory barrier. It ensures that all explicit memory accesses that appear in program order before the DMB instruction are observed before any explicit memory accesses that appear in program order after the DMB instruction. It does not affect the ordering of any other instructions executing on the processor.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>DMB&lt;cf&gt;</td>
</tr>
</tbody>
</table>

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 | 0 | 0 1 1 | 0 | 1 | (1)(1)(1)(1) | 1 | 0 | (0) | 0 | (1)(1)(1)(1) | 0 | 1 | 0 | 1 | option |
```

// Do nothing

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from v7 onwards.
Assembler syntax

DMB\(<c><q>\)\ (<opt> )

where:

\(<c><q>\) See Standard assembler syntax fields on page 4-6.

\(<opt>\) Specifies an optional limitation on the DMB operation. Allowed values are:

SY Full system DMB operation, encoded as option == '1111'. Can be omitted.

All other encodings of option are RESERVED. The corresponding instructions execute as full system DMB operations, but should not be relied upon by software.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   DataMemoryBarrier(option);

Exceptions

None.
4.6.35 **DSB**

Data Synchronization Barrier acts as a special kind of memory barrier. No instruction in program order after this instruction can execute until this instruction completes. This instruction completes when:

- All explicit memory accesses before this instruction complete.
- All Cache, Branch predictor and TLB maintenance operations before this instruction complete.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>T1</th>
<th>DSB&lt;ci&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>15</td>
<td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

// Do nothing

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from v7 onwards.
Assembler syntax

DSB<c><q> (opt)

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<opt>  Specifies an optional limitation on the DSB operation. Allowed values are:

  - SY: Full system DSB operation, encoded as option == '1111'. Can be omitted.
  - UN: DSB operation only out to the point of unification, encoded as option == '0111'.
  - ST: DSB operation that waits only for stores to complete, encoded as option == '1110'.
  - UNST: DSB operation that waits only for stores to complete and only out to the point of unification, encoded as option == '0110'.

All other encodings of option are RESERVED. The corresponding instructions execute as full system DSB operations, but should not be relied upon by software.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    DataSynchronizationBarrier(option);

Exceptions

None.
4.6.36  EOR (immediate)

Exclusive OR (immediate) performs a bitwise Exclusive OR of a register value and an immediate value, and
writes the result to the destination register. It can optionally update the condition flags based on the result.

Encodings

T1  EOR{S}<c>  <Rd>,<Rn>,#<const>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  n = UInt(Rn);  setflags = (S == '1');
(imm32, carry) = ThumbExpandImmWithC(i:imm3:imm8, APSR.C);
if d == 15 && setflags then SEE TEQ (immediate) on page 4-393;
if BadReg(d) || BadReg(n) then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

EOR(S)<c><q>  {<Rd>,} <Rn>, #<const>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the operand.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. See Immediate constants on page 4-8 for the range of allowed values.

The pre-UAL syntax EOR<c>S is equivalent to EORS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] EOR imm32;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
4.6.37 EOR (register)

Exclusive OR (register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

- **T1**
  - EORS $<$Rdn$>$, $<$Rm$>$
  - EOR$<$c$>$ $<$Rdn$>$, $<$Rm$>$

  

  $d = \text{UInt}(Rdn)$; $n = \text{UInt}(Rdn)$; $m = \text{UInt}(Rm)$; setflags = !InITBlock();
  
  $(\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0);$  

- **T2**
  - EOR(1)$<$c$>$.W $<$Rd$>$, $<$Rn$>$, $<$Rm$>$($,<shift>$)

  

  $d = \text{UInt}(Rd)$; $n = \text{UInt}(Rn)$; $m = \text{UInt}(Rm)$; setflags = $(S == '1');$
  
  $(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3:imm2});$
  
  if $d == 15$ && setflags then SEE TEQ (register) on page 4-395;
  if BadReg(d) | | BadReg(n) | | BadReg(m) THEN UNPREDICTABLE;

**Architecture versions**

- **Encoding T1** All versions of the Thumb instruction set
- **Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

EOR(S)<c><q> {<Rd>,} <Rn>, <Rm> {,<shift>}

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that is optionally shifted and used as the second operand.

<shift>  Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and both encodings are permitted. If <shift> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in Constant shifts applied to a register on page 4-10.

A special case is that if EOR<c> <Rd>,<Rn>,<Rd> is written with <Rd> and <Rn> both in the range R0-R7, it will be assembled using encoding T2 as though EOR<c> <Rd>,<Rn> had been written. To prevent this happening, use the .W qualifier.

The pre-UAL syntax EOR<c>S is equivalent to EORS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
    result = R[n] EOR shifted;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
4.6.38 ISB

Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following
the ISB are fetched from cache or memory, after the instruction has been completed. It ensures that the
effects of context altering operations, such as changing the ASID, or completed TLB maintenance
operations, or branch predictor maintenance operations, as well as all changes to the CP15 registers,
executed before the ISB instruction are visible to the instructions fetched after the ISB.

In addition, the ISB instruction ensures that any branches that appear in program order after it are always
written into the branch prediction logic with the context that is visible after the ISB instruction. This is
required to ensure correct execution of the instruction stream.

**Encodings**

**T1** ISB<c>

```
 1 1 1 1 0 0 1 1 1 0 1 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 1 0 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 1 0 option
```

// Do nothing

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from v7 onwards.
**Assembler syntax**

ISB<c><q> (<opt>)

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<opt> Specifies an optional limitation on the ISB operation. Allowed values are:

SY Full system ISB operation, encoded as option == '1111'. Can be omitted.

All other encodings of option are RESERVED. The corresponding instructions execute as full system ISB operations, but should not be relied upon by software.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   InstructionSynchronizationBarrier(option);

**Exceptions**

None.
4.6.39 IT

If Then makes up to four following instructions (the IT block) conditional. The conditions for the instructions in the IT block can be the same, or some of them can be the inverse of others.

IT does not affect the condition code flags. Branches to any instruction in the IT block are not permitted, apart from those performed by exception returns.

16-bit instructions in the IT block, other than CMP, CMN and TST, do not set the condition code flags. The AL condition can be specified to get this changed behavior without conditional execution.

Encodings

**T1**

IT{x{y{z}}}<q> <firstcond>  

Not allowed in IT block

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- if mask == '0000' then SEE NOP-compatible hint instructions on page 3-32
- if firstcond == '1111' then UNPREDICTABLE;
- if firstcond == '1110' && BitCount(mask) != 1 then UNPREDICTABLE;
- if InITBlock() then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

IT{x{y{z}}}<q> <firstcond>

where:

- <x>  Specifies the condition for the second instruction in the IT block.
- <y>  Specifies the condition for the third instruction in the IT block.
- <z>  Specifies the condition for the fourth instruction in the IT block.
- <q>  See Standard assembler syntax fields on page 4-6.
- <firstcond>  Specifies the condition for the first instruction in the IT block.

Each of <x>, <y>, and <z> can be either:

- **T**  Then. The condition attached to the instruction is <firstcond>.
- **E**  Else. The condition attached to the instruction is the inverse of <firstcond>. The condition code is the same as <firstcond>, except that the least significant bit is inverted. E must not be specified if <firstcond> is AL.
The values of \(<x>, <y>, \) and \(<z>\) determine the value of the mask field as shown in Table 4-1.

Table 4-1 Determination of mask \(^a\) field

<table>
<thead>
<tr>
<th>(&lt;x&gt;)</th>
<th>(&lt;y&gt;)</th>
<th>(&lt;z&gt;)</th>
<th>mask[3]</th>
<th>mask[2]</th>
<th>mask[1]</th>
<th>mask[0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>omitted</td>
<td>omitted</td>
<td>omitted</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>T</td>
<td>omitted</td>
<td>omitted</td>
<td>firstcond[0]</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>omitted</td>
<td>omitted</td>
<td>NOT firstcond[0]</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
<td>omitted</td>
<td>firstcond[0]</td>
<td>firstcond[0]</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>T</td>
<td>omitted</td>
<td>NOT firstcond[0]</td>
<td>firstcond[0]</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>T</td>
<td>E</td>
<td>omitted</td>
<td>firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>E</td>
<td>omitted</td>
<td>NOT firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
<td>T</td>
<td>firstcond[0]</td>
<td>firstcond[0]</td>
<td>firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>E</td>
<td>T</td>
<td>T</td>
<td>NOT firstcond[0]</td>
<td>firstcond[0]</td>
<td>firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>T</td>
<td>E</td>
<td>T</td>
<td>firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>E</td>
<td>E</td>
<td>T</td>
<td>NOT firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>T</td>
<td>T</td>
<td>E</td>
<td>firstcond[0]</td>
<td>firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>E</td>
<td>T</td>
<td>E</td>
<td>NOT firstcond[0]</td>
<td>firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>T</td>
<td>E</td>
<td>E</td>
<td>firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>1</td>
</tr>
<tr>
<td>E</td>
<td>E</td>
<td>E</td>
<td>NOT firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>NOT firstcond[0]</td>
<td>1</td>
</tr>
</tbody>
</table>

\(^a\) Note that at least one bit is always 1 in mask.

See also The IT execution state bits on page 2-2.

**Operation**

\(\text{StartITBlock}(\text{firstcond}, \text{mask});\)

**Exceptions**

None.
**4.6.40 LDC, LDC2**

Load Coprocessor loads memory data from a sequence of consecutive memory addresses to a coprocessor.

If no coprocessor can execute the instruction, an Undefined Instruction exception is generated.

**Encoding**

**T1**

```
LDC(2){L}<c> <coproc>,<CRd>,[<Rn>,#+-<imm8>]  
LDC(2){L}<c> <coproc>,<CRd>,[<Rn>],#+-<imm8>  
LDC(2){L}<c> <coproc>,<CRd>,[<Rn>,#+-<imm8>]
```

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>C</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>N</td>
<td>W</td>
<td>1</td>
<td>Rn</td>
<td>CRd</td>
<td>coproc</td>
<td>imm8</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  cp = UInt(coproc);  imm32 = ZeroExtend(imm8:'00', 32);  
opcl = N;  opc0 = C;  // LDC if C == '0', LDC2 if C == '1'  
index = (P == '1');  add = (U == '1');  wback = (W == '1');  
if P == '0' && U == '0' && N == '0' && W == '0' then UNDEFINED;  
if P == '0' && U == '0' && N == '1' && W == '0' then UNDEFINED;  
if n == 15 && wback then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.

**Assembler syntax**

```
LDC(2){L}<c><q> <coproc>,<CRd>,[<Rn>,{#+-<imm>}]  
LDC(2){L}<c><q> <coproc>,<CRd>,[<Rn>,#+-<imm>]!  
LDC(2){L}<c><q> <coproc>,<CRd>,[<Rn>,#+-<imm>]
```

where:

2  If specified, selects the C == 1 form of the encoding. If omitted, selects the C == 0 form.
L  If specified, selects the N == 1 form of the encoding. If omitted, selects the N == 0 form.
<c><q>  See *Standard assembler syntax fields* on page 4-6.
/coproc/  Specifies the name of the coprocessor. The standard generic coprocessor names are p0, p1, ..., p15.
<CRd>  Specifies the coprocessor destination register.
<Rn>  Specifies the base register. This register is allowed to be the SP or PC.
+/− Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or − to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #−0.

<imm> Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax LDC<c>L is equivalent to LDCL<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if !Coproc_Accepted(cp, ThisInstr()) then
        RaiseCoprocessorException();
    else
        offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
        address = if index then offset_addr else R[n];
        if wback then R[n] = offset_addr;
        repeat
            value = MemA[address,4];
            Coproc_SendLoadedWord(value, cp, ThisInstr());
            address = address + 4;
        until Coproc_DoneLoading(cp, ThisInstr());

Exceptions

Undefined Instruction, Data Abort.

Notes

Coprocessor fields Only instruction bits[31:23], bits[21:16], and bits[11:0] are ARM architecture-defined. The remaining fields (bit[22] and bits[15:12]) are recommendations.

In the case of the Unindexed addressing mode (P==0, U==1, W==0), instruction bits[7:0] are also not defined by the ARM architecture, and can be used to specify additional coprocessor options.
4.6.41 **LDMDB / LDMEA**

Load Multiple Decrement Before (Load Multiple Empty Ascending) loads multiple registers from sequential memory locations using an address from a base register. The sequential memory locations end just below this address, and the address of the first of those locations can optionally be written back to the base register.

The registers loaded can include the PC. If they do, the word loaded for the PC is treated as an address and a branch occurs to that address. Bit[0] of the loaded value determines whether execution continues after this branch in ARM state or in Thumb state.

**Encoding**

**T1**

```
LDMDB<c> <Rn>{!},<registers>
```

```
1 1 1 0 0 1 0 0 0 [W] 1 | Rn | P M [0] | register_list
```

n = UInt(Rn);  registers = P:M:'0':register_list;  wback = (W == '1');
if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;
if P == 1 && M == 1 then UNPREDICTABLE;
if registers<15> == 1 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.

**Assembler syntax**

```
LDMDB<c><q> <Rn>{!}, <registers>
```

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rn> Specifies the base register. This register is allowed to be the SP.

! Causes the instruction to write a modified value back to <Rn>. If ! is omitted, the instruction does not change <Rn> in this way. (However, if <Rn> is included in <registers>, it changes when a value is loaded into it.)

<registers>

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be loaded. The registers are loaded with the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. If the PC is specified in the register list, the instruction causes a branch to the address (data) loaded into the PC.
Encoding T1 does not support a list containing only one register. If an LDMDB instruction with just one register \(<Rt>\) in the list is assembled to Thumb, it is assembled to the equivalent LDR\(<c><q> <Rt>, [<Rn>, #-4]{}\) instruction.

The SP cannot be in the list.

If the PC is in the list, the LR must not be in the list and the instruction must either be outside an IT block or the last instruction in an IT block.

LDMEA is a synonym for LDMDB, referring to its use for popping data from Empty Ascending stacks.

The pre-UAL syntaxes LDM<\(c\)>DB and LDM<\(c\)>EA are equivalent to LDMDB<\(c\)>.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    originalRn = R[n];
    address = R[n] - 4*BitCount(registers);
    if wback then
        if registers<n> == '0' then
            R[n] = R[n] - 4*BitCount(registers);
        else
            R[n] = bits(32) UNKNOWN;
    for i = 0 to 14
        if registers<i> == '1' then
            loadedvalue = MemA[address,4];
            if !(i == n & wback) then
                R[i] = loadedvalue;
                // else R[i] set earlier to be bits[32] UNKNOWN
                address = address + 4;
        if registers<15> == '1' then
            LoadWritePC(MemA[address,4]);
            address = address + 4;
            assert address == originalRn;
```

**Exceptions**

Data Abort.
4.6.42 LDMIA / LDMFD

Load Multiple Increment After loads multiple registers from consecutive memory locations using an address from a base register. The sequential memory locations start at this address, and the address just above the last of those locations can optionally be written back to the base register.

The registers loaded can include the PC. If they do, the word loaded for the PC is treated as an address and a branch occurs to that address. Bit[0] of the loaded value determines whether execution continues after this branch in ARM state or in Thumb state.

Encoding

**T1**

LDMIA[c] <Rn>!,<registers>  
LDMIA[c] <Rn>,<registers>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| 1 1 0 0 | 1 | Rn | register_list |

n = UInt(Rn);  registers = '00000000':register_list;
wback = (registers<n> == '0');
if BitCount(registers) < 1 then UNPREDICTABLE;

**T2**

LDMIA[c].W <Rn>{!},<registers>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| 1 1 1 0 | 0 0 1 0 | W | 1 | Rn | P | M | 0 | register_list |

n = UInt(Rn);  registers = P:M:'0':register_list;  wback = (W == '1');
if n == 13 && wback then SEE POP on page 4-209;
if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;
if P == 1 && M == 1 then UNPREDICTABLE;
if registers<15> == 1 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Architecture versions

**Encoding T1**
All versions of the Thumb instruction set.

**Encoding T2**
All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

LDMIA<c><q> <Rn>{!}, <registers>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rn> Specifies the base register. This register is allowed to be the SP. If it is the SP and ! is specified, it is treated as described in POP on page 4-209.
Causes the instruction to write a modified value back to \(<Rn>\). If \(!\) is omitted, the instruction does not change \(<Rn>\) in this way. (However, if \(<Rn>\) is included in \(<\text{registers}>\), it changes when a value is loaded into it.)

\(<\text{registers}>\) is a list of one or more registers, separated by commas and surrounded by \{ and \}. It specifies the set of registers to be loaded by the LDM instruction. The registers are loaded with the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. If the PC is specified in the register list, the instruction causes a branch to the address (data) loaded into the PC.

Encoding T2 does not support a list containing only one register. If an LDMIA instruction with just one register \(<Rt>\) in the list is assembled to Thumb and encoding T1 is not available, it is assembled to the equivalent LDR\(<c><q>\,<Rt>,<[Rn]>,{,#-4}\) instruction.

The SP cannot be in the list.

If the PC is in the list, the LR must not be in the list and the instruction must either be outside an IT block or the last instruction in an IT block.

LDMFD is a synonym for LDMIA, referring to its use for popping data from Full Descending stacks.

The pre-UAL syntaxes LDM\(<c>\)IA and LDM\(<c>\)FD are equivalent to LDMIA\(<c>\).

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  originalRn = R[n];
  address = R[n];
  if wback then
    if registers\(<n> == '0' then
      R[n] = R[n] + 4*BitCount(registers);
    else
      R[n] = bits(32) UNKNOWN;
  for i = 0 to 14
    if registers\(<i> == '1' then
      loadedvalue = MemA[address,4];
      if !(i == n && wback) then
        R[i] = loadedvalue;
        // else R[i] set earlier to be bits[32] UNKNOWN
        address = address + 4;
      if registers\(<15> == '1' then
        LoadWritePC(MemA[address,4]);
        address = address + 4;
        assert address == originalRn + 4*BitCount(registers);

**Exceptions**

Data Abort.
4.6.43  **LDR (immediate)**

Load Register (immediate) calculates an address from a base register value and an immediate offset, loads a word from memory, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDR\(<c>\) <Rt>, [<Rn>, #<imm>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| 0 | 1 | 1 | 0 | 1 | imm5 | Rn | Rt |

\(t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5}:'00', 32);\)

\(\text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE};\)

**T2**  
LDR\(<c>\) <Rt>, [SP, #<imm>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| 1 | 0 | 0 | 1 | 1 | Rt | imm8 |

\(t = \text{UInt}(Rt); \quad n = 13; \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32);\)

\(\text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE};\)

**T3**  
LDR\(<c>\).W <Rt>, [<Rn>, #<imm12>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | Rn | Rt | imm12 |

\(t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32);\)

\(\text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE};\)

\(\text{if} \ n == 15 \ \text{then SEE LDR (literal) on page 4-102;}\)

\(\text{if} \ t == 15 && \text{InITBlock()} && !\text{LastInITBlock()} \text{ then UNPREDICTABLE;};\)

**T4**  
LDR\(<c>\) <Rt>, [<Rn>, #<imm8>]

LDR\(<c>\) <Rt>, [<Rn>, #<imm8>]

LDR\(<c>\) <Rt>, [<Rn>, #<imm8>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | Rn | Rt | 1 | P | U | W | imm8 |

\(t = \text{ UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);\)

\(\text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1');\)

\(\text{if} \ n == 15 \ \text{then SEE LDR (literal) on page 4-102;}\)

\(\text{if} \ P == '1' \ & \ U == '1' \ & \ W == '0' \ \text{then SEE LDRT on page 4-148;}\)

\(\text{if} \ P == '0' \ & \ W == '0' \ \text{then UNDEFINED};\)

\(\text{if} \ \text{wback} \ & \ n == t \ \text{then UNPREDICTABLE};\)

\(\text{if} \ t == 15 \ & \ \text{InITBlock()} \ & !\text{LastInITBlock()} \ \text{then UNPREDICTABLE;};\)
Architecture versions

**Encodings T1, T2**  All versions of the Thumb instruction set.

**Encodings T3, T4**  All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

\[
\text{LDR}<c><q>\quad <Rt>, \ [<Rn> \ (, \ #+/^-<imm>)]
\]

Offset: index==TRUE, wback==FALSE

\[
\text{LDR}<c><q>\quad <Rt>, \ [<Rn>, \ #/-<imm>]!
\]

Pre-indexed: index==TRUE, wback==TRUE

\[
\text{LDR}<c><q>\quad <Rt>, \ [<Rn>], \ #+/^-<imm>
\]

Post-indexed: index==FALSE, wback==TRUE

where:

\(<c><q>\)  See Standard assembler syntax fields on page 4-6.

\(<Rt>\)  Specifies the destination register. This register is allowed to be the SP. It is also allowed to be the PC, provided the instruction is either outside an IT block or the last instruction of an IT block. If it is the PC, it causes a branch to the address (data) loaded into the PC.

\(<Rn>\)  Specifies the base register. This register is allowed to be the SP. If this register is the PC, see \textit{LDR (literal)} on page 4-102.

\(+/-\)  Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #−0.

\(<imm>\)  Specifies the immediate offset added to or subtracted from the value of \(<Rn>\) to form the address. For the offset addressing syntax, \(<imm>\) can be omitted, meaning an offset of 0.

Operation

\[
\text{if ConditionPassed() then}
\quad \text{EncodingSpecificOperations();}
\quad \text{offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);}
\quad \text{address = if index then offset_addr else R[n];}
\quad \text{if wback then R[n] = offset_addr;}
\quad \text{if t == 15 then}
\quad \quad \text{if address<1:0> != '00' then UNPREDICTABLE;}
\quad \quad \text{LoadWritePC(MemU[address,4]);}
\quad \text{else}
\quad \quad \text{R[t] = MemU[address,4];}
\]

Exceptions

Data Abort.
4.6.44 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1 LDR<c> <Rt>, [PC, #<imm>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td>Rt</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32); \text{add} = \text{TRUE}; \]

T2 LDR<c>.W <Rt>, [PC, #+/−<imm12>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>U</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

|  1   |  1   |  1   |  1   |  1   | 0   | 0   | 0   | U |  1  |  0  |  1  |  1  |  1  | 1   |

\[ t = \text{UInt}(Rt); \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \text{add} = (U == '1'); \]
\[ \text{if } t == 15 \&\& \text{InITBlock()} \&\& !\text{LastInITBlock()} \text{ then UNPREDICTABLE}; \]

Architecture versions

Encoding T1 All versions of the Thumb instruction set
Encoding T2 All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

LDR<c><q> <Rt>, <label> Normal form
LDR<c><q> <Rt>, [PC, #+/−<imm>] Alternative form

where:

\(<c><q>\) See Standard assembler syntax fields on page 4-6.

\(<Rt>\) Specifies the destination register. This register is allowed to be the SP. It is also allowed to be the PC, provided the instruction is either outside an IT block or the last instruction of an IT block. If it is the PC, it causes a branch to the address (data) loaded into the PC.

\(<label>\) Specifies the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of this instruction to the label.

If the offset is positive, encodings T1 and T2 are permitted with imm32 equal to the offset and add == TRUE. Allowed values of the offset are multiples of four in the range 0 to 1020 for encoding T1 and any value in the range 0 to 4095 for encoding T2.
If the offset is negative, encoding T2 is permitted with \( \text{imm32} \) equal to minus the offset and \( \text{add} = \text{FALSE} \). Allowed values of the offset are –4095 to –1.

In the alternative syntax form:

\[
+/-
\]

Is + or omitted to indicate that the immediate offset is added to the \( \text{Align(PC, 4)} \) value (\( \text{add} = \text{TRUE} \)), or – to indicate that the offset is to be subtracted (\( \text{add} = \text{FALSE} \)). Different instructions are generated for \( #0 \) and \( #-0 \).

\[
<\text{imm}>
\]

Specifies the immediate offset added to or subtracted from the \( \text{Align(PC, 4)} \) value of the instruction to form the address. Allowed values are multiples of four in the range 0 to 1020 for encoding T1 and any value in the range 0 to 4095 for encoding T2.

--- Note ---

It is recommended that the alternative syntax form is avoided where possible. However, the only possible syntax for encoding T2 with the U bit and all immediate bits zero is \( \text{LDR} <c><q> <Rt>, [PC,#-0] \).

**Operation**

\[
\text{if ConditionPassed() then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{base = Align(PC,4);}
\]

\[
\text{address = if add then (base + imm32) else (base - imm32);}
\]

\[
\text{if t == 15 then}
\]

\[
\text{if address<1:0> != '00' then UNPREDICTABLE;}
\]

\[
\text{LoadWritePC(MemU[address,4]);}
\]

\[
\text{else}
\]

\[
\text{R[t] = MemU[address,4];}
\]

**Exceptions**

Data Abort.
4.6.45 **LDR (register)**

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1** \( \text{LDR}<c> \ <Rt>,[<Rn>,<Rm>] \)

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 1 & 1 & 0 & 0 & Rm & Rn & Rt
\end{array}
\]

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0); \)

**T2** \( \text{LDR}<c>.W \ <Rt>,[<Rn>,<Rm>{,LSL \ #<shift>}] \)

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & Rn & Rt & 0 & 0 & 0 & 0 & 0 & \text{shift} & Rm
\end{array}
\]

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{LSL}, \text{UInt}(shift)); \)
if \( n == 15 \) then SEE *LDR (literal)* on page 4-102;
if BadReg(m) then UNPREDICTABLE;
if \( t == 15 \) \&\& \text{InITBlock()} \&\& !\text{LastInITBlock()} \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set.

**Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDR<
c
<q>  <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]}

where:

<
c
<q>  See *Standard assembler syntax fields* on page 4-6.

<
Rt>  Specifies the destination register. This register is allowed to be the SP. It is also allowed to

be the PC, provided the instruction is either outside an IT block or the last instruction of an

IT block. If it is the PC, it causes a branch to the address (data) loaded into the PC.

<
Rn>  Specifies the register that contains the base value. This register is allowed to be the SP.

<
Rm>  Contains the offset that is shifted left and added to the value of <
Rn> to form the address.

<
shift>  Specifies the number of bits the value from <
Rm> is shifted left, in the range 0-3. If this

option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is

specified, only encoding T2 is permitted.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n] + LSL(R[m], shift_n);
  if t == 15 then
    if address<1:0> != '00' then UNPREDICTABLE;
    LoadWritePC(MemU[address,4]);
  else
    R[t] = MemU[address,4];

Exceptions

Data Abort.
4.6.46  LDRB (immediate)

Load Register Byte (immediate) calculates an address from a base register value and an immediate offset, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  LDRB<c> <Rt>,[<Rn>,#<imm>]

\[
\begin{array}{cccccccccccc}
 1 & 5 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 0 & 1 & 1 & 1 & 0 & 1 & 1 & \text{imm5} & \text{Rn} & \text{Rt} \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5}, 32);
\]

index = TRUE;  add = TRUE;  wback = FALSE;

T2  LDRB<c>.W <Rt,[<Rn>,#<imm12>]

\[
\begin{array}{cccccccccccccccc}
 1 & 5 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & \text{Rn} & \text{Rt} & \text{imm12} \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32);
\]

index = TRUE;  add = TRUE;  wback = FALSE;

if t == 15 then SEE PLD (immediate) on page 4-201;

if n == 15 then SEE LDRB (literal) on page 4-108;

if t == 13 then UNPREDICTABLE;

T3  LDRB<c> <Rt>,[<Rn>,#-<imm8>]

LDRB<c> <Rt>,[<Rn>],#+/-<imm8>

LDRB<c> <Rt>,[<Rn>,#+/-<imm8>]

\[
\begin{array}{cccccccccccccccc}
 1 & 5 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & \text{Rn} & \text{Rt} & 1 & \text{P} & \text{U} & \text{W} & \text{imm8} \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

index = (P == '1');  add = (U == '1');  wback = (W == '1');

if n == 15 then SEE LDRB (literal) on page 4-108;

if t == 15 && P == '1' && U == '0' && W == '0' then

\[
\text{SEE PLD (immediate) on page 4-201};
\]

if P == "1" && U == "1" && W == "0" then SEE LDRBT on page 4-112;

if P == "0" && W == "0" then UNDEFINED;

if BadReg(t) || (wback && n == t) then UNPREDICTABLE;

Architecture versions

Encodings T1  All versions of the Thumb instruction set.

Encodings T2, T3  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRB<c><q> <Rt>, [<Rn> {, # +/-<imm>}]    Offset: index==TRUE, wback==FALSE
LDRB<c><q> <Rt>, [<Rn>, # +/- <imm>]!   Pre-indexed: index==TRUE, wback==TRUE
LDRB<c><q> <Rt>, [<Rn>], +/- <imm>      Post-indexed: index==FALSE, wback==TRUE

where:

<c><q>  See Standard assembler syntax fields on page 4-6.
<Rt>    Specifies the destination register.
<Rn>    Specifies the base register. This register is allowed to be the SP. If this register is the PC, see LDRB (literal) on page 4-108.
+/-    Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #-0.
<imm>   Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax LDR<c>B is equivalent to LDRB<c>.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
  address = if index then offset_addr else R[n];
  if wback then R[n] = offset_addr;
  R[t] = ZeroExtend(MemU[address,1], 32);

Exceptions

Data Abort.
4.6.47 LDRB (literal)

Load Register Byte (literal) calculates an address from the PC value and an immediate offset, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  LDRB<

\begin{align*}
t &= \text{UInt}(Rt); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{add} = (U == '1'); \\
\text{if } t &= 15 \text{ then SEE PLD (immediate) on page 4-201;} \\
\text{if } t &= 13 \text{ then UNPREDICTABLE;}
\end{align*}

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRB<c><q>  <Rt>, <label>                     Normal form
LDRB<c><q>  <Rt>, [PC, #+/-<imm>]            Alternative form

where:

<c><q>     See Standard assembler syntax fields on page 4-6.
<Rt>       Specifies the destination register.
<label>    Specifies the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of this instruction to the label.
            If the offset is positive, encoding T1 is permitted with imm32 equal to the offset and add == TRUE. Allowed values of the offset are 0 to 4095.
            If the offset is negative, encoding T1 is permitted with imm32 equal to minus the offset and add == FALSE. Allowed values of the offset are −4095 to −1.

In the alternative syntax form:

+/−       Is + or omitted to indicate that the immediate offset is added to the Align(PC, 4) value (add == TRUE), or − to indicate that the offset is to be subtracted (add == FALSE).
           Different instructions are generated for #0 and #−0.
<imm>     Specifies the immediate offset added to or subtracted from the Align(PC, 4) value of the instruction to form the address.
           Allowed values are 0 to 4095.

Note

It is recommended that the alternative syntax form is avoided where possible. However, the only possible syntax for encoding T1 with the U bit and all immediate bits zero is LDRB<c><q>  <Rt>, [PC, #−0].

The pre-UAL syntax LDR<c>B is equivalent to LDRB<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC, 4);
    address = if add then (base + imm32) else (base - imm32);
    R[t] = ZeroExtend(MemU[address,1], 32);

Exceptions

Data Abort.
4.6.48  LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  LDRB< <Rt>,[<Rn>,<Rm>]
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 0 1 1 1 0  Rm  Rn  Rt

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0); \)

T2  LDRB<.W <Rt>,[<Rn>,<Rm>{,LSL #<shift>}]}
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 1 1 0 0 0 0 0 1  Rn  Rt 0 0 0 0 0 0 shift  Rm

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType_LSL}, \text{UInt}(\text{shift})); \)
if \( t == 15 \) then SEE PLD (register) on page 4-203;
if \( n == 15 \) then SEE LDRB (literal) on page 4-108;
if \( t == 13 \) || BadReg(m) then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set.

Encoding T2  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDRB<c><q>  <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]  

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rn>` Specifies the register that contains the base value. This register is allowed to be the SP.
- `<Rm>` Contains the offset that is shifted left and added to the value of `<Rn>` to form the address.
- `<shift>` Specifies the number of bits the value from `<Rm>` is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.

The pre-UAL syntax LDR<c>B is equivalent to LDRB<c>.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + LSL(R[m], shift_n);
    R[t] = ZeroExtend(MemU[address,1], 32);
```

**Exceptions**

Data Abort.
4.6.49 LDRBT

Load Register Byte Unprivileged calculates an address from a base register value and an immediate offset, loads a byte from memory, zero-extensions it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encoding

T1 LDRBT<

Rt>, [<Rn>, #<imm8>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 1 0 0 0 0 1  Rn      Rt 1 1 1 0

imm8

t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm8, 32);
if n == 15 then SEE LDRB (literal) on page 4-108;
if BadReg(t) then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRBT<c><q>  <Rt>, [<Rn> {, #<imm>}]

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rt> Specifies the destination register.

<Rn> Specifies the base register. This register is allowed to be the SP.

<imm> Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax LDR<c>BT is equivalent to LDRBT<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
    R[t] = ZeroExtend(MemU_unpriv[address,1],32);

Exceptions

Data Abort.
4.6.50 **LDRD (immediate)**

Load Register Double (immediate) calculates an address from a base register value and an immediate offset, loads two words from memory, and writes them to two registers. It can use offset, post-indexed, or pre-indexed addressing. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRD<

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 0 & P & U & 1 & W & 1 & Rn & Rt & Rt2 & \text{imm8} \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00'); \\
\text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1'); \\
\text{if } P == '0' \&\& W == '0' \text{ then} \\
\quad \text{SEE Load/store double and exclusive, and table branch on page 3-28;} \\
\text{if } \text{wback} \&\& n == 15 \text{ then UNPREDICTABLE;} \\
\text{if } \text{BadReg}(t) \mid \mid \text{BadReg}(t2) \mid \mid t1 == t2 \text{ then UNPREDICTABLE;} \\
\]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDRD<c><q>  <Rt>,<Rt2>,[<Rn>{,#+/-<imm>}]  Offset: index==TRUE, wback==FALSE
LDRD<c><q>  <Rt>,<Rt2>,[<Rn>,#+/–<imm>!]  Pre-indexed: index==TRUE, wback==TRUE
LDRD<c><q>  <Rt>,<Rt2>,[<Rn>],#+/–<imm>   Post-indexed: index==FALSE, wback==TRUE

where:

<c><q>     See *Standard assembler syntax fields* on page 4-6.

<Rt>      Specifies the first destination register.

<Rt2>     Specifies the second destination register.

<Rn>      Specifies the base register. This register is allowed to be the SP. It is also allowed to be the PC provided S is not specified.

+/-          Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #–0.

<imm>     Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax LDR<c>D is equivalent to LDRD<c>.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    base = if n == 15 then Align(PC, 4) else R[n];
    offset_addr = if add then (base + imm32) else (base - imm32);
    address = if index then offset_addr else R[n];
    if wback then R[n] = offset_addr;
    R[t] = MemA[address, 4];
    R[t2] = MemA[address+4, 4];

**Exceptions**

Data Abort.
4.6.51 LDREX

Load Register Exclusive calculates an address from a base register value and an immediate offset, loads a word from memory, writes it to a register and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor
- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

**Encoding**

**T1**

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & Rn & Rt & 1 & 1 & 1 & 1 & \text{imm8}
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}'00', 32); \\
\text{if BadReg(t) || n == 15 then UNPREDICTABLE;}
\]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDREX<c><q>  <Rt>, [<Rn> {,#<imm>}]

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rt>  Specifies the destination register.

<Rn>  Specifies the base register. This register is allowed to be the SP.

<imm>  Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   address = R[n] + imm32;
   SetExclusiveMonitors(address, 4);
   R[t] = MemAA[address, 4];

**Exceptions**

Data Abort.
4.6.52 LDREXB

Load Register Exclusive Byte derives an address from a base register value, loads a byte from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor

- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

Encoding

**T1**  
\[ \text{LDREXB}<c> \ <Rt>, [<Rn>] \]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & Rn & Rt & (1)(1)(1)(1) & 0 & 1 & 0 & 0 & (1)(1)(1)(1)
\end{array}
\]

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \]
\[ \text{if BadReg}(t) || n == 15 \text{ then UNPREDICTABLE;} \]

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

LDREXB\textless c\textgreater <q> \textless Rt\textgreater , [\textless Rn\textgreater ]

where:

\textless c\textgreater <q> \quad \text{See Standard assembler syntax fields on page 4-6.}

\textless Rt\textgreater \quad \text{Specifies the destination register.}

\textless Rn\textgreater \quad \text{Specifies the base register. This register is allowed to be the SP.}

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n];
  SetExclusiveMonitors(address,1);
  \text{R[t]} = \text{MemAA}[address,1];

**Exceptions**

Data Abort.
4.6.53  LDREXD

Load Register Exclusive Doubleword derives an address from a base register value, loads a 64-bit doubleword from memory, writes it to two registers and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor
- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  LDREXD<c>  <Rt>,<Rt2>,[<Rn>]

| 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 |
|-------------------|------------------|------------------|------------------|
| 1 1 1 0 1 0 0 1 1 0 1 | Rn   | Rt   | Rt2  | 0 1 1 1 |

\[ t = \text{UInt}(Rt); \ t2 = \text{UInt}(Rt2); \ n = \text{UInt}(Rn); \]
if BadReg(t) \| BadReg(t2) \| t1 == t2 \| n == 15 then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

LDREXD<c><q>  <Rt>, [<Rn>]

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rt>` Specifies the destination register.
- `<Rn>` Specifies the base register. This register is allowed to be the SP.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    SetExclusiveMonitors(address,8);
    value = MemAA[address,8];
    // Extract words from 64-bit loaded value such that R[t] is
    // loaded from address and R[t2] from address+4.
    if BigEndian() then
        R[t]  = value<63:32>;  // = contents of word at address
        R[t2] = value<31:0>;   // = contents of word at address+4
    else
        R[t]  = value<31:0>;   // = contents of word at address
        R[t2] = value<63:32>;  // = contents of word at address+4

**Exceptions**

Data Abort.
4.6.54 LDREXH

Load Register Exclusive Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor
- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDREXH\(<c>\)  \(<Rt>, \,[<Rn>]\)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t</td>
<td>n</td>
<td>Rn</td>
<td>Rt</td>
<td>(1)(1)(1)(1)</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>(1)(1)(1)(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn);\)
\[\text{if BadReg}(t) \quad \text{||} \quad n == 15 \quad \text{then UNPREDICTABLE};\]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

LDREXH<c><q>  <Rt>, [<Rn>]

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rt>  Specifies the destination register.

<Rn>  Specifies the base register. This register is allowed to be the SP.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n];
  SetExclusiveMonitors(address,2);
  R[t] = MemAA[address,2];

**Exceptions**

Data Abort.
4.6.55  LDRH (immediate)

Load Register Halfword (immediate) calculates an address from a base register value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  LDRH<
\[<Rt>,[<Rn>,#<imm>]\]

<table>
<thead>
<tr>
<th>1 1 1 1 1 1 0 0 0 0 0 0 1</th>
<th>1 1 1 1 1 1 0 0 0 0 0 0 1</th>
<th>1 1 1 1 1 1 0 0 0 0 0 0 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>imm5 \ Rn \ Rt</td>
<td>imm5 \ Rn \ Rt</td>
<td>imm5 \ Rn \ Rt</td>
</tr>
</tbody>
</table>

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(imm5:'0', 32); \index = \text{TRUE}; \ \text{add} = \text{TRUE}; \ \text{wback} = \text{FALSE};\]

T2  LDRH<.W <Rt,[<Rn>,#<imm12>]\]

<table>
<thead>
<tr>
<th>1 1 1 1 1 0 0 0 0 1 0 1 1</th>
<th>1 1 1 1 1 0 0 0 0 1 0 1 1</th>
<th>1 1 1 1 1 0 0 0 0 1 0 1 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>\ Rn \ Rt \ imm12</td>
<td>\ Rn \ Rt \ imm12</td>
<td>\ Rn \ Rt \ imm12</td>
</tr>
</tbody>
</table>

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(imm12, 32); \index = \text{TRUE}; \ \text{add} = \text{TRUE}; \ \text{wback} = \text{FALSE};\]

if n == 15 then SEE LDRH (literal) on page 4-126;
if t == 15 then SEE Memory hints on page 4-14
if t == 13 then UNPREDICTABLE;

T3  LDRH<\c\<Rt>,[<Rn>,#-<imm8>]\[

<table>
<thead>
<tr>
<th>1 1 1 1 1 0 0 0 0 1 0 1 1</th>
<th>1 1 1 1 1 0 0 0 0 1 0 1 1</th>
<th>1 1 1 1 1 0 0 0 0 1 0 1 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>\ Rn \ Rt \ 1P \ U \ W \ imm8</td>
<td>\ Rn \ Rt \ 1P \ U \ W \ imm8</td>
<td>\ Rn \ Rt \ 1P \ U \ W \ imm8</td>
</tr>
</tbody>
</table>

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(imm8, 32); \index = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (W == '1');\]

if n == 15 then SEE LDRH (literal) on page 4-126;
if t == 15 && P == '1' && U == '0' && W == '0' then SEE Memory hints on page 4-14
if P == '1' && U == '0' && W == '0' then SEE Memory hints on page 4-14
if BadReg(t) || (wback && n == t) then UNPREDICTABLE;

Architecture versions

Encodings T1, T2  All versions of the Thumb instruction set.

Encodings T3, T4  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRH<c><q>  <Rt>, [<Rn> {, #+/-<imm>}]     Offset: index==TRUE, wback==FALSE
LDRH<c><q>  <Rt>, [<Rn>, #+/-<imm>]! Pre-indexed: index==TRUE, wback==TRUE
LDRH<c><q>  <Rt>, [<Rn]>, #+/-<imm>   Post-indexed: index==FALSE, wback==TRUE

where:

<c><q>   See Standard assembler syntax fields on page 4-6.

<Rt>     Specifies the destination register.

<Rn>     Specifies the base register. This register is allowed to be the SP. If this register is the PC, see LDRH (literal) on page 4-126.

+/-     Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #-0.

<imm>    Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax LDR<c>H is equivalent to LDRH<c>.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
  address = if index then offset_addr else R[n];
  if wback then R[n] = offset_addr;
  R[t] = ZeroExtend(MemU[address, 2], 32);

Exceptions

Data Abort.
4.6.56  **LDRH (literal)**

Load Register Halfword (literal) calculates an address from the PC value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRH<c> <Rt>, [PC,#+/−<imm12>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>U</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ \text{t} = \text{UInt}(\text{Rt}); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{add} = (U == '1'); \]

if \( t == 15 \) then SEE Memory hints on page 4-14;
if \( t == 13 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDRH<c><q>  <Rt>, <label>                         Normal form
LDRH<c><q>  <Rt>, [PC, #+/<-imm>]                 Alternative form

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register.

<label> Specifies the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the `Align(PC, 4)` value of the ADR instruction to this label.

If the offset is positive, encoding T1 is permitted with `imm32` equal to the offset and `add == TRUE`. Allowed values of the offset are 0 to 4095.

If the offset is negative, encoding T1 is permitted with `imm32` equal to minus the offset and `add == FALSE`. Allowed values of the offset are -4095 to -1.

In the alternative syntax form:

+/- Is + or omitted to indicate that the immediate offset is added to the `Align(PC, 4)` value (`add == TRUE`), or – to indicate that the offset is to be subtracted (`add == FALSE`). Different instructions are generated for #0 and #-0.

<imm> Specifies the immediate offset added to or subtracted from the `Align(PC, 4)` value of the instruction to form the address. Allowed values are 0 to 4095.

--- Note ---

It is recommended that the alternative syntax forms are avoided where possible. However, the only possible syntax for encoding T1 with the U bit and all immediate bits zero is LDRH<c><q>  <Rt>, [PC, #0].

The pre-UAL syntax LDR<c>H is equivalent to LDRH<c>.

**Operation**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC, 4);
    address = if add then (base + imm32) else (base - imm32);
    R[t] = ZeroExtend(MemU[address, 2], 32);
```

**Exceptions**

Data Abort.
4.6.57  **LDRH (register)**

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRH<
\<Rt>, [<Rn>,<Rm>]

\begin{align*}
&0 & 1 & 0 & 1 & 1 & 0 & 1 & \text{Rm} & \text{Rn} & \text{Rt} \\
\end{align*}

\[t = \text{UInt}(\text{Rt}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[(\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0);\]

**T2**  
LDRH<.W <Rt>, [<Rn>,<Rm>{,LSL #<shift>}]  

\begin{align*}
&1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & \text{Rn} & \text{Rt} & 0 & 0 & 0 & 0 & 0 & \text{shift} & \text{Rm} \\
\end{align*}

\[t = \text{UInt}(\text{Rt}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[(\text{shift}_t, \text{shift}_n) = (\text{SRType_LSL}, \text{UInt}(\text{shift}));\]

if \(n == 15\) then SEE *LDRH (literal)* on page 4-126;

if \(t == 15\) then SEE *Memory hints* on page 4-14;

if \(t == 13 \mid \mid \text{BadReg}(m)\) then UNPREDICTABLE;  

---

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set.

**Encoding T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRH<c><q>  <Rt>, [<Rn>, <Rm> {, LSL #<shift>}] 

where:

<c><q>     See Standard assembler syntax fields on page 4-6.
<Rn>       Specifies the register that contains the base value. This register is allowed to be the SP.
<Rm>       Contains the offset that is shifted left and added to the value of <Rn> to form the address.
<shift>    Specifies the number of bits the value from <Rm> is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.

The pre-UAL syntax LDR<c>H is equivalent to LDRH<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + LSL(R[m], shift_n);
    R[t] = ZeroExtend(MemU[address,2], 32);

Exceptions

Data Abort.
4.6.58  LDRHT

Load Register Halfword Unprivileged calculates an address from a base register value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encoding

T1  LDRHT<cn>  <Rt>,[<Rn>,#<imm8>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rn</td>
<td>Rt</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
\[ \text{if } n == 15 \text{ then SEE LDRH (literal) on page 4-126;} \]
\[ \text{if BadReg}(t) \text{ then UNPREDICTABLE;} \]

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRHT<c><q>  <Rt>, [<Rn> {, #<imm>}]

where:

<c><q>        See Standard assembler syntax fields on page 4-6.
<Rt>          Specifies the destination register.
<Rn>          Specifies the base register. This register is allowed to be the SP.
<imm>         Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n] + imm32;
  R[t] = ZeroExtend(MemU_unpriv[address,2], 32);

Exceptions

Data Abort.
4.6.59 **LDRSB (immediate)**

Load Register Signed Byte (immediate) calculates an address from a base register value and an immediate offset, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRSB\(<c> <Rt>,[<Rn>,#<imm12>]\)

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>Rn</th>
<th>Rt</th>
<th>imm12</th>
</tr>
</thead>
</table>

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \quad \text{index} = \text{TRUE}; \\
\text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \\
\text{if} \ t == 15 \ \text{then} \ \text{SEE} \ \text{PLI (immediate)} \ \text{on page} \ 4-205; \\
\text{if} \ n == 15 \ \text{then} \ \text{SEE} \ \text{LDRSB (literal)} \ \text{on page} \ 4-134; \\
\text{if} \ t == 13 \ \text{then} \ \text{UNPREDICTABLE};
\]

**T2**  
LDRSB\(<c> <Rt>,[<Rn>,#-<imm8>]\)

LDRSB\(<c> <Rt>,[<Rn>],#+/-<imm8>\)

LDRSB\(<c> <Rt>,[<Rn>,#/-<imm8>]\)

| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | Rn | Rt | 1 | P | U | W | imm8 |

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \quad \text{index} = (P == '1'); \\
\text{add} = (U == '1'); \quad \text{wback} = (W == '1'); \\
\text{if} \ n == 15 \ \text{then} \ \text{SEE} \ \text{LDRSB (literal)} \ \text{on page} \ 4-134; \\
\text{if} \ t == 15 \ \&\& \ P == '1' \ \&\& \ U == '0' \ \&\& \ W == '0' \ \text{then} \\
\quad \text{SEE} \ \text{PLI (immediate)} \ \text{on page} \ 4-205; \\
\text{if} \ P == '1' \ \&\& \ U == '1' \ \&\& \ W == '0' \ \text{then} \ \text{SEE} \ \text{LDRSBT} \ \text{on page} \ 4-138; \\
\text{if} \ P == '0' \ \&\& \ W == '0' \ \text{then} \ \text{UNDEFINED}; \\
\text{if} \ \text{BadReg}(t) \mid (\text{wback} \ \&\& \ n == t) \ \text{then} \ \text{UNPREDICTABLE};
\]

**Architecture versions**

**Encodings T1, T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDRSB<c><q>  <Rt>, [<Rn> {, #+/-<imm>}]  
Offset: index==TRUE, wback==FALSE

LDRSB<c><q>  <Rt>, [<Rn>, #+/-<imm>]]!  
Pre-indexed: index==TRUE, wback==TRUE

LDRSB<c><q>  <Rt>, [<Rn>], #+/-<imm>  
Post-indexed: index==FALSE, wback==TRUE

where:

- `<c><q>`  
  See *Standard assembler syntax fields* on page 4-6.

- `<Rt>`  
  Specifies the destination register.

- `<Rn>`  
  Specifies the base register. This register is allowed to be the SP. If this register is the PC, see *LDRSB (literal)* on page 4-134.

- `+/-`  
  Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #–0.

- `<imm>`  
  Specifies the immediate offset added to or subtracted from the value of `<Rn>` to form the address. For the offset addressing syntax, `<imm>` can be omitted, meaning an offset of 0.

The pre-UAL syntax LDR<c><SB> is equivalent to LDRSB<c>.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
  address = if index then offset_addr else R[n];
  if wback then R[n] = offset_addr;
  R[t] = SignExtend(MemU[address,1], 32);

**Exceptions**

Data Abort.
4.6.60  LDRSB (literal)

Load Register Signed Byte (literal) calculates an address from the PC value and an immediate offset, loads
a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. See Memory accesses
on page 4-13 for information about memory accesses.

Encoding

T1  LDRSB<c> <Rt>,[PC,#+/<-imm12>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>U</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Rt   imm12

\[ t = \text{UInt}(Rt); \ \text{imm32} = \text{ZeroExtend}(\text{imm12, 32}); \ \text{add} = (U == '1'); \]
\[ \text{if } t == 15 \text{ then SEE PLI (immediate) on page 4-205; } \]
\[ \text{if } t == 13 \text{ then UNPREDICTABLE; } \]

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\begin{align*}
\text{LDRSB} & \langle c \rangle \langle q \rangle \ \langle Rt \rangle, \ \langle \text{label} \rangle & & \text{Normal form} \\
\text{LDRSB} & \langle c \rangle \langle q \rangle \ \langle Rt \rangle, \ [\text{PC, } \#/+/-\langle \text{imm} \rangle] & & \text{Alternative form}
\end{align*}
\]

where:

\[\begin{align*}
\langle c \rangle \langle q \rangle & \quad \text{See Standard assembler syntax fields on page 4-6.} \\
\langle \text{Rd} \rangle & \quad \text{Specifies the destination register.} \\
\langle \text{label} \rangle & \quad \text{Specifies the label of the literal data item that is to be loaded into } \langle \text{Rt} \rangle. \text{ The assembler calculates the required value of the offset from the } \text{Align(\\text{PC, 4})} \text{ value of the ADR instruction to this label. } \\
& \quad \text{If the offset is positive, encoding T1 is permitted with } \text{imm32} \text{ equal to the offset and } \text{add} == \text{TRUE}. \text{ Allowed values of the offset are 0 to 4095.} \\
& \quad \text{If the offset is negative, encoding T1 is permitted with } \text{imm32} \text{ equal to minus the offset and } \text{add} == \text{FALSE}. \text{ Allowed values of the offset are -4095 to -1.}
\end{align*}\]

In the alternative syntax form:

\[
\begin{align*}
+/- & \quad \text{Is + or omitted to indicate that the immediate offset is added to the } \text{Align(\\text{PC, 4})} \text{ value (} \text{add} == \text{TRUE}), \text{ or – to indicate that the offset is to be subtracted (} \text{add} == \text{FALSE}). \text{ Different instructions are generated for } \#0 \text{ and } \#-0. \\
\langle \text{imm} \rangle & \quad \text{Specifies the immediate offset added to or subtracted from the } \text{Align(\\text{PC, 4})} \text{ value of the instruction to form the address. Allowed values are 0 to 4095.}
\end{align*}\]

--- **Note** ---

It is recommended that the alternative syntax forms are avoided where possible. However, the only possible syntax for encoding T1 with the U bit and all immediate bits zero is \text{LDRSB} \langle c \rangle \langle q \rangle \ \langle Rt \rangle, \ [\text{PC, } \#0].

The pre-UAL syntax LDR\langle c \rangle SB is equivalent to LDRSB\langle c \rangle.

**Operation**

\[
\begin{align*}
\text{if ConditionPassed()} \text{ then} \\
& \quad \text{EncodingSpecificOperations();} \\
& \quad \text{base} = \text{Align(\\text{PC, 4})}; \\
& \quad \text{address} = \text{if add then (base + imm32) else (base - imm32)}; \\
& \quad \text{R}[t] = \text{SignExtend(MemU[address,1], 32)};
\end{align*}\]

**Exceptions**

Data Abort.
4.6.61 **LDRSB (register)**

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**

LDRSB<

\(<Rt>,[<Rn>,<Rm>]\)

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0 1 1 Rm Rn Rt</td>
</tr>
</tbody>
</table>

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
(shift_t, shift_n) = (\text{SRType_None}, 0)\];

**T2**

LDRSB<.W <Rt>,[<Rn>,<Rm>{,LSL #<shift>}]\]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 1 0 0 0 1 Rn Rt 0 0 0 0 0 0 shift Rm</td>
</tr>
</tbody>
</table>

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);
(shift_t, shift_n) = (\text{SRType_LSL, UInt(shift))};
if \(t == 15\) then SEE PLI (register) on page 4-207;
if \(n == 15\) then SEE LDRSB (literal) on page 4-134;
if \(t == 13\) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set.

**Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRSB<c><q>  <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]

where:

<c><q>     See Standard assembler syntax fields on page 4-6.
<Rn>       Specifies the register that contains the base value. This register is allowed to be the SP.
<Rm>       Contains the offset that is shifted left and added to the value of <Rn> to form the address.
<shift>    Specifies the number of bits the value from <Rm> is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.

The pre-UAL syntax LDR<c>S is equivalent to LDRSB<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + LSL(R[m], shift_n);
    R[t] = SignExtend(MemU[address,1], 32);

Exceptions

Data Abort.
4.6.62 LDRSBT

Load Register Signed Byte Unprivileged calculates an address from a base register value and an immediate offset, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encoding

\[
\begin{array}{cccccccccccccccc}
  & & & & & & & & & & & & Rn & & Rt & & \text{imm} & \\
 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & \text{imm8}
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

if \( n == 15 \) then SEE LDRSB (literal) on page 4-134;
if BadReg(t) then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRSBT\(<c><q>\) \(<Rt>, [\langle Rn\rangle \{, #\langle imm\rangle\}]\)

where:

\(<c><q>\) \hspace{1em} \text{See Standard assembler syntax fields on page 4-6.}

\(<Rt>\) \hspace{1em} \text{Specifies the destination register.}

\(<Rn>\) \hspace{1em} \text{Specifies the base register. This register is allowed to be the SP.}

\(<imm>\) \hspace{1em} \text{Specifies the immediate offset added to the value of } <Rn> \text{ to form the address. } <imm> \text{ can be omitted, meaning an offset of 0.}

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
    R[t] = SignExtend(MemU_unpriv[address,1], 32);

Exceptions

Data Abort.
4.6.63 LDRSH (immediate)

Load Register Signed Halfword (immediate) calculates an address from a base register value and an immediate offset, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRSH<

<table>
<thead>
<tr>
<th>1 5 1 4 1 3 1 2 1 1 1 0</th>
<th>9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \]
\[ \text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \]
\[ \text{if } n = 15 \text{ then SEE LDRSH (literal) on page 4-142}; \]
\[ \text{if } t = 15 \text{ then SEE Memory hints on page 4-14}; \]
\[ \text{if } t = 13 \text{ then UNPREDICTABLE}; \]

**T2**  
LDRSH<

<table>
<thead>
<tr>
<th>1 5 1 4 1 3 1 2 1 1 1 0</th>
<th>9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>Rt</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
\[ \text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1'); \]
\[ \text{if } n = 15 \text{ then SEE LDRSH (literal) on page 4-142}; \]
\[ \text{if } t = 15 \&\& P == '1' \&\& U == '0' \&\& W == '0' \text{ then } \]
\[ \text{SEE Memory hints on page 4-14}; \]
\[ \text{if } P == '1' \&\& U == '1' \&\& W == '0' \text{ then SEE LDRSHT on page 4-146}; \]
\[ \text{if } P == '0' \&\& W == '0' \text{ then UNDEFINED}; \]
\[ \text{if BadReg}(t) \text{ || (wback \&\& n == t) then UNPREDICTABLE}; \]

**Architecture versions**

**Encodings T1, T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
### Assembler syntax

- **LDRSH**<c>q>  <Rt>, [<Rn> {, #+/imm}]  
  Offset: index==TRUE, wback==FALSE
- **LDRSH**<c>q>  <Rt>, [<Rn>, #+/imm]>! 
  Pre-indexed: index==TRUE, wback==TRUE
- **LDRSH**<c>q>  <Rt>, [<Rn>], #+/imm> 
  Post-indexed: index==FALSE, wback==TRUE

where:

- **<c>q**  
  See *Standard assembler syntax fields* on page 4-6.

- **<Rt>**  
  Specifies the destination register.

- **<Rn>**  
  Specifies the base register. This register is allowed to be the SP. If this register is the PC, see *LDRSH (literal)* on page 4-142.

- **+/−**  
  Is + or omitted to indicate that the immediate offset is added to the base register value (addc == TRUE), or – to indicate that the offset is to be subtracted (addc == FALSE). Different instructions are generated for #0 and #−0.

- **<imm>**  
  Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax **LDR**<c>SH is equivalent to **LDRSH**<c>.

### Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if addc then (R[n] + imm32) else (R[n] − imm32);
  address = if index then offset_addr else R[n];
  if wback then R[n] = offset_addr;
  R[t] = SignExtend(MemU[address, 2], 32);

### Exceptions

Data Abort.
4.6.64 LDRSH (literal)

Load Register Signed Halfword (literal) calculates an address from the PC value and an immediate offset, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRSH<

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>U</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

\[ \begin{array}{ll}
Rt & \text{imm12} \\
\end{array} \]

\( t = \text{UInt}(Rt); \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \text{add} = (U == '1'); \)

if \( t == 15 \) then SEE Memory hints on page 4-14;

if \( t == 13 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

LDRSH<c><q>  <Rt>, <label>  Normal form
LDRSH<c><q>  <Rt>, [PC, #+/—<imm>]  Alternative form

where:

<c><q>  See Standard assembler syntax fields on page 4-6.
<Rd>  Specifies the destination register.
<label>  Specifies the label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the ADR instruction to this label.

If the offset is positive, encoding T1 is permitted with imm32 equal to the offset and add == TRUE. Allowed values of the offset are 0 to 4095.

If the offset is negative, encoding T1 is permitted with imm32 equal to minus the offset and add == FALSE. Allowed values of the offset are -4095 to -1.

In the alternative syntax form:

+/—  Is + or omitted to indicate that the immediate offset is added to the Align(PC, 4) value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #-0.

<imm>  Specifies the immediate offset added to or subtracted from the Align(PC, 4) value of the instruction to form the address. Allowed values are 0 to 4095.

——— Note ————

It is recommended that the alternative syntax forms are avoided where possible. However, the only possible syntax for encoding T1 with the U bit and all immediate bits zero is LDRSH<c><q>  <Rt>, [PC, #0].

The pre-UAL syntax LDR<c>SH is equivalent to LDRSH<c>.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  base = Align(PC, 4);
  address = if add then (base + imm32) else (base − imm32);
  R[t] = SignExtend(MemU[address,2], 32);

Exceptions

Data Abort.
4.6.65  **LDRSH (register)**

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
LDRSH\(<c>\)  <Rt>, [<Rn>, <Rm>]

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|---------------|---------------|---------------|
| 0 1 0 1 1 1 1     | Rm            | Rn            | Rt            |

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = (SRType_None, 0);

**T2**  
LDRSH\(<c>.W\) <Rt>, [<Rn>, <Rm>{,LSL #<shift>}]}

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|---------------|---------------|---------------|
| 1 1 1 1 1 1 0 0 1 0 1 1               | Rn            | Rt            |
| 0 0 0 0 0 0 shift                    | Rm            |

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = (SRType_LSL, UInt(shift));
if n == 15 then SEE *LDRSH (literal)* on page 4-142;
if t == 15 then SEE *Memory hints* on page 4-14;
if t == 13  ||  BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set.

**Encoding T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\[
\text{LDRSH} <c><q> \text{ <Rt>, [<Rn>, <Rm> \{, LSL #<shift>\}]}
\]

where:

\(<c><q>\) \quad \text{See Standard assembler syntax fields on page 4-6.}

\(<\text{Rt}>\) \quad \text{Specifies the destination register.}

\(<\text{Rn}>\) \quad \text{Specifies the register that contains the base value. This register is allowed to be the SP.}

\(<\text{Rm}>\) \quad \text{Contains the offset that is shifted left and added to the value of } \text{<Rn>} \text{ to form the address.}

\(<\text{shift}>\) \quad \text{Specifies the number of bits the value from } \text{<Rm>} \text{ is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.}

The pre-UAL syntax \text{LDR}<c>SH\text{ is equivalent to LDRSH}<c>\text{.}

Operation

\[
\text{if ConditionPassed() then}
\]
\[
\quad \text{EncodingSpecificOperations();}
\]
\[
\quad \text{address} = \text{R}[n] + \text{LSL(R}[m], \text{shift}_n); \\
\quad \text{R}[t] = \text{SignExtend(MemU[address,2], 32)};
\]

Exceptions

Data Abort.
4.6.6 LDRSHT

Load Register Signed Halfword Unprivileged calculates an address from a base register value and an immediate offset, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encoding

T1  LDRSHT<c> <Rt>, [<Rn>, #<imm8>]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 0 1 0 1 1</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
\[ \text{if } n == 15 \text{ then SEE } \text{LDRSHT (literal)} \text{ on page 4-142}; \]
\[ \text{if BadReg}(t) \text{ then UNPREDICTABLE}; \]

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDRSHT<c><q> <Rt>, [<Rn> {}, #<imm>]}

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rt> Specifies the destination register.

<Rn> Specifies the base register. This register is allowed to be the SP.

<imm> Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
    R[t] = SignExtend(MemU_unpriv[address,2], 32);

**Exceptions**

Data Abort.
4.6.67  **LDRT**

Load Register Unprivileged calculates an address from a base register value and an immediate offset, loads a word from memory, and writes it to a register. See *Memory accesses* on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

**Encoding**

**T1**  

```
  LDRT<c>  <Rt>,<Rn>,#<imm8>
```

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>Rt</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]

if \( n == 15 \) then SEE *LDR (literal)* on page 4-102;

if BadReg(t) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LDRT\(<c><q>\)  \(<Rt>, \ [<Rn> \{, \ #<imm>\}]\)

where:

\(<c><q>\)  See *Standard assembler syntax fields* on page 4-6.

\(<Rt>\)  Specifies the destination register.

\(<Rn>\)  Specifies the base register. This register is allowed to be the SP.

\(<imm>\)  Specifies the immediate offset added to the value of \(<Rn>\) to form the address. \(<imm>\) can be omitted, meaning an offset of 0.

The pre-UAL syntax LDR\(<c>T\) is equivalent to LDRT\(<c>\).

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
    R[t] = MemU_unpriv[address,4];

**Exceptions**

Data Abort.
4.6.68 LSL (immediate)

Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register. It can optionally update the condition flags based on the result.

Encodings

**T1**

\[
\text{LSLS } <\text{Rd}>, <\text{Rm}>, \#<\text{imm5}>
\]

Outside IT block.

\[
\text{LSL} <c> <\text{Rd}>, <\text{Rm}>, \#<\text{imm5}>
\]

Inside IT block.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>imm5</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = \neg \text{InITBlock}();\]

if \text{imm5} == '00000' then SEE MOV (register) on page 4-168;

\((-\text{, shift_n}) = \text{DecodeImmShift}('00', \text{imm5});\)

**T2**

\[
\text{LSL(S)} <c>.W <\text{Rd}>, <\text{Rm}>, \#<\text{imm5}>
\]

\[
\text{LSL(S)} <c>.W <\text{Rd}>, <\text{Rm}>, \#<\text{imm5}>
\]

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad \text{setflags} = (S == '1');\]

if \text{imm3:imm2} == '00000' then SEE MOV (register) on page 4-168;

\((-\text{, shift_n}) = \text{DecodeImmShift}('00', \text{imm3:imm2});\)

if \text{BadReg}(d) \| \text{BadReg}(m) \text{ THEN UNPREDICTABLE;}\)

Architecture versions

**Encoding T1**

All versions of the Thumb instruction set.

**Encoding T2**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LSL(S)<c><q>  <Rd>, <Rm>, #<imm5>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register.

<Rm> Specifies the register that contains the first operand.

<imm5> Specifies the shift amount, in the range 0 to 31. See *Constant shifts applied to a register* on page 4-10.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  (result, carry) = Shift_C(R[m], SRType_LSL, shift_n, APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
4.6.69 LSL (register)

Logical Shift Left (register) shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register. It can optionally update the condition flags based on the result.

Encodings

**T1**

LSLS <Rdn>,<Rm> Outside IT block.

LSL<e> <Rdn>,<Rm> Inside IT block.

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
| 0 1 0 0 0 0 | 0 0 1 0 | Rm | Rdn |
```

d = UInt(Rdn);  n = UInt(Rd);  m = UInt(Rm);  setflags = !InITBlock();

**T2**

LSL(S)<c>.W <Rd>,<Rn>,<Rm>

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
| 1 1 1 1 1 | 1 0 0 0 | S | Rn | 1 1 1 1 | Rd | 0 0 0 0 | Rm |
```

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = (S == '1');
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

Architecture versions

**Encoding T1**

All versions of the Thumb instruction set

**Encoding T2**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

$$\text{LSL}(S)<c><q> \ <Rd>, \ <Rn>, \ <Rm>$$

where:

- **S**: If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**: See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**: Specifies the destination register.

- **<Rn>**: Specifies the register that contains the first operand.

- **<Rm>**: Specifies the register whose bottom byte contains the amount to shift by.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[m]<7:0>);
    (result, carry) = Shift_C(R[n], SRType_LSL, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged
```

**Exceptions**

None.
4.6.70 **LSR (immediate)**

Logical Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

\[
\text{LSRS } \langle \text{Rd} \rangle, \langle \text{Rm} \rangle, \#\langle \text{imm5} \rangle \quad \text{Outside IT block.}
\]

\[
\text{LSR}<c> \langle \text{Rd} \rangle, \langle \text{Rm} \rangle, \#\langle \text{imm5} \rangle \quad \text{Inside IT block.}
\]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

\[
\begin{array}{cccc}
0 & 0 & 0 & 1 \\
\text{imm5} & \text{Rm} & \text{Rd}
\end{array}
\]

\[d = \text{UInt(Rd)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = \neg \text{InITBlock}();
\]

\[(-, \text{shift}_n) = \text{DecodeImmShift('01', \text{imm5});}
\]

**T2**

\[
\text{LSR(S)}<c>.W \langle \text{Rd} \rangle, \langle \text{Rm} \rangle, \#\langle \text{imm5} \rangle
\]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

\[
\begin{array}{cccccc}
1 & 1 & 1 & 0 & 1 & 0 \\
0 & 0 & 1 & 0 & S & 1 \ldots 1 \ldots (0) \ldots \text{imm3} \ldots \text{Rd} \ldots \text{imm2} \ldots 0 \ldots 1 \ldots \text{Rm}
\end{array}
\]

\[d = \text{UInt(Rd)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = (S == '1');
\]

\[(-, \text{shift}_n) = \text{DecodeImmShift('01', \text{imm3};\text{imm2});}
\]

if BadReg(d) || BadReg(m) THEN UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set.

**Encoding T2**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{LSR}(S)<c><q> \ <Rd>, <Rm>, #<imm5> \]

where:

- S: If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.
- \( <c><q> \): See *Standard assembler syntax fields* on page 4-6.
- \( <Rd> \): Specifies the destination register.
- \( <Rm> \): Specifies the register that contains the first operand.
- \( <imm5> \): Specifies the shift amount, in the range 1 to 32. See *Constant shifts applied to a register* on page 4-10.

**Operation**

\[
\text{if ConditionPassed() then}
\]
\[
\text{EncodingSpecificOperations();}
\]
\[
\( \text{(result, carry) = Shift\_C(R[m], SRType\_LSR, shift\_n, APSR.C);} \)
\]
\[
R[d] = \text{result};
\]
\[
\text{if setflags then}
\]
\[
\text{APSR.N = result<31>;} \]
\[
\text{APSR.Z = IsZeroBit(result);} \]
\[
\text{APSR.C = carry;} \]
\[
\text{// APSR.V unchanged}
\]

**Exceptions**

None.
4.6.71 LSR (register)

Logical Shift Left (register) shifts a register value right by a variable number of bits, shifting in zeros, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

<table>
<thead>
<tr>
<th>LSR</th>
<th>Rd, Rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSR&lt;</td>
<td>Rd, Rn</td>
</tr>
</tbody>
</table>

Outside IT block.

| d = UInt(Rdn);  n = UInt(Rd);  m = UInt(Rm);  setflags = !InITBlock(); |

**T2**

| LSR{S}<c>.W | Rd, Rn, Rm |

Inside IT block.

| d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = (S == '1'); |

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set

**Encoding T2**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

LSR(S)<c><q>  <Rd>, <Rn>, <Rm>

where:

S If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register whose bottom byte contains the amount to shift by.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  shift_n = UInt(R[m]<7:0>);
  (result, carry) = Shift_C(R[n], SRTYPE_LSR, shift_n, APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
4.6.72 MCR, MCR2

Move to Coprocessor from ARM Register passes the value of an ARM register to a coprocessor. If no coprocessor can execute the instruction, an Undefined Instruction exception is generated.

Encodings

**T1**  
MCR<
<coproc>,<opci>,<Rt>,<CRn>,<CRm>{,<opc2>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>C</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>opc1</td>
<td>0</td>
<td>CRn</td>
<td>Rt</td>
<td>coproc</td>
<td>opc2</td>
<td>1</td>
<td>CRm</td>
<td></td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \ cp = \text{UInt}(\text{coproc}); \ \text{opc0} = C; \]  
// MCR if C == '0', MCR2 if C == '1'  
if BadReg(t) then UNPREDICTABLE;

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

MCR(2)<c><q> <coproc>, #<opc1>, <Rt>, <CRn>, <CRm>{, #<opc2>}

where:

2

If specified, selects the C == 1 form of the encoding. If omitted, selects the C == 0 form.

<c><q>

See Standard assembler syntax fields on page 4-6.

<coproc>

Specifies the name of the coprocessor. The standard generic coprocessor names are p0, p1, ..., p15.

<opc1>

Is a coprocessor-specific opcode in the range 0 to 7.

<Rt>

Is the ARM register whose value is transferred to the coprocessor.

<CRn>

Is the destination coprocessor register.

<CRm>

Is an additional destination coprocessor register.

<opc2>

Is a coprocessor-specific opcode in the range 0-7. If it is omitted, <opc2> is assumed to be 0.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   if !Coproc_Accepted(cp, ThisInstr()) then
      RaiseCoprocessorException();
   else
      Coproc_SendOneWord(R[t], cp, ThisInstr());

**Exceptions**

Undefined Instruction.

**Notes**

**Coprocessor fields**  Only instruction bits[31:24], bit[20], bits[15:8], and bit[4] are defined by the ARM architecture. The remaining fields are recommendations.
4.6.73 MCRR, MCRR2

Move to Coprocessor from two ARM Registers passes the values of two ARM registers to a coprocessor. If no coprocessor can execute the instruction, an Undefined Instruction exception is generated.

**Encodings**

**T1**  
MCRR<\(c\) \(<\text{coproc}>,<\text{opc1}>,<\text{Rt}>,<\text{Rt2}>,<\text{CRm}\>\)

\[
\begin{array}{ccccccccccccccc}
1 & 1 & 1 & C & 1 & 1 & 0 & 0 & 1 & 0 & 0 & Rt2 & Rt & \text{coproc} & \text{opc1} & \text{CRm} \\
1 & 5 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
\]

\(t = \text{UInt}(Rt)\); \(t2 = \text{UInt}(Rt2)\);
\(cp = \text{UInt}(\text{coproc})\); \(\text{opc0} = C\); // MCRR if \(C == '0'\), MCRR2 if \(C == '1'\)
if BadReg(t) || BadReg(t2) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

MCRR\(2\)<c><q>  <coproc>, #<opc1>, <Rt>, <Rt2>, <CRm>

where:

- \(2\) If specified, selects the \(C = 1\) form of the encoding. If omitted, selects the \(C = 0\) form.
- \(<c><q>\) See Standard assembler syntax fields on page 4-6.
- \(<coproc>\) Specifies the name of the coprocessor. The standard generic coprocessor names are \(p0, p1, ..., p15\).
- \(<opc1>\) Is a coprocessor-specific opcode in the range 0 to 15.
- \(<Rt>\) Is the first ARM register whose value is transferred to the coprocessor.
- \(<Rt2>\) Is the second ARM register whose value is transferred to the coprocessor.
- \(<CRm>\) Is the destination coprocessor register.

Operation

\[
\text{if } \text{ConditionPassed()} \text{ then}
\begin{align*}
&\text{EncodingSpecificOperations()}; \\
&\text{if } \! \text{Coproc_Accepted(cp, ThisInstr())} \text{ then} \\
&\quad \text{RaiseCoprocessorException()};
\end{align*}
\]

\[
\text{else}
\begin{align*}
&\text{Coproc_SendTwoWords(R[t], R[t2], cp, ThisInstr());}
\end{align*}
\]

Exceptions

Undefined Instruction.
4.6.74 MLA

Multiply Accumulate multiplies two register values, and adds a third register value. The least significant 32 bits of the result are written to the destination register. These 32 bits do not depend on whether signed or unsigned calculations are performed.

Encodings

T1 MLA<c> <Rd>,<Rn>,<Rm>,<Ra>

\[
\begin{array}{cccccccccccccc}
4 & 3 & 2 & 1 & 0 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
111110110000 & Rn & Ra & Rd & 0000 & Rm
\end{array}
\]

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra);\]
if \(a == 15\) then SEE MUL on page 4-181;
if BadReg(d) || BadReg(n) || BadReg(m) || a == 13 then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

MLA<c><q>  <Rd>, <Rn>, <Rm>, <Ra>

where:

<c><q>    See Standard assembler syntax fields on page 4-6.

<Rd>      Specifies the destination register.

<Rn>      Specifies the register that contains the first operand.

<Rm>      Specifies the register that contains the second operand.

<Ra>      Specifies the register containing the accumulate value.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  operand1 = SInt(R[n]);  // or UInt(R[n]) without functionality change
  operand2 = SInt(R[m]);  // or UInt(R[m]) without functionality change
  addend   = SInt(R[a]);  // or UInt(R[a]) without functionality change
  result   = operand1 * operand2 + addend;
  R[d] = result<31:0>;

Exceptions

None.
4.6.75 **MLS**

Multiply and Subtract multiplies two register values, and subtracts the least significant 32 bits of the result from a third register value. These 32 bits do not depend on whether signed or unsigned calculations are performed. The result is written to the destination register.

**Encodings**

**T1**  
MLS<

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>Rd</th>
<th>Ra</th>
<th>Rd</th>
<th>0 0 1</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 1 1 0 0 0</td>
<td>Rn</td>
<td>Ra</td>
<td>Rd</td>
<td>0 0 1</td>
<td>Rm</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad a = \text{UInt}(\text{Ra}); \]

if BadReg(d) || BadReg(n) || BadReg(m) || BadReg(a) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

MLS<c><q>  <Rd>, <Rn>, <Rm>, <Ra>

where:

<c><q>    See Standard assembler syntax fields on page 4-6.
<Rd>       Specifies the destination register.
<Rn>       Specifies the register that contains the first operand.
<Rm>       Specifies the register that contains the second operand.
<Ra>       Specifies the register containing the accumulate value.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  operand1 = SInt(R[n]); // or UInt(R[n]) without functionality change
  operand2 = SInt(R[m]); // or UInt(R[m]) without functionality change
  addend   = SInt(R[a]); // or UInt(R[a]) without functionality change
  result = addend - operand1 * operand2;
  R[d] = result<31:0>;

Exceptions

None.
4.6.76  MOV (immediate)

Move (immediate) writes an immediate value to the destination register. It can optionally update the condition flags based on the value.

Encodings

T1  MOV< Rd>, #<imm8>  
    MOV< c>, <Rd>, #<imm8>  

Outside IT block.

Inside IT block.

T2  MOV< S< c>.W <Rd>, #<const>  

T3  MOV< c< Rd>, #<imm16>  

Architecture versions

Encoding T1  All versions of the Thumb instruction set.

Encodings T2, T3  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\[
\begin{align*}
\text{MOV(S)<c><q> } & \quad \text{<Rd>}, \ #\text{<const> } & \quad \text{All encodings permitted} \\
\text{MOVCW<q><c> } & \quad \text{<Rd>}, \ #\text{<const> } & \quad \text{Only encoding T3 permitted}
\end{align*}
\]

where:

\( S \)  
If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

\( <c><q> \)  
See Standard assembler syntax fields on page 4-6.

\( <\text{Rd}> \)  
Specifies the destination register.

\( <\text{const}> \)  
Specifies the immediate value to be placed in \( <\text{Rd}> \). The range of allowed values is 0-255 for encoding T1 and 0-65535 for encoding T3. See Immediate constants on page 4-8 for the range of allowed values for encoding T2.

When both 32-bit encodings are available for an instruction, encoding T2 is preferred to encoding T3 (if encoding T3 is required, use the MOVW syntax).

The pre-UAL syntax MOV<c>S is equivalent to MOVS<c>.

Operation

\[
\text{if ConditionPassed() then} \\
\quad \text{EncodingSpecificOperations();} \\
\quad \text{result} = \text{imm32;} \\
\quad \text{R}[\text{d}] = \text{result;} \\
\quad \text{if setflags then} \\
\quad \quad \text{APSR.N} = \text{result<31>;} \\
\quad \quad \text{APSR.Z} = \text{IsZeroBit(result);} \\
\quad \quad \text{APSR.C} = \text{carry;} \\
\quad \quad // \text{APSR.V unchanged}
\]

Exceptions

None.
4.6.77  MOV (register)

Move (register) copies a value from a register to the destination register. It can optionally update the condition flags based on the value.

**Encodings**

**T1**  MOV<

\[\begin{array}{c}
0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & D & Rm & Rd \\
\end{array}\]

\[d = \text{UInt}(D;Rd); \ m = \text{UInt}(Rm); \ 	ext{setflags} = \text{FALSE};\]

\[\text{if } d == 15 \text{ \&\& InITBlock() \&\& !LastInITBlock()} \text{ then UNPREDICTABLE;}\]

**T2**  MOVS <

\[\begin{array}{c}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Rm & Rd \\
\end{array}\]

\[d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ 	ext{setflags} = \text{TRUE};\]

\[\text{if InITBlock()} \text{ then UNPREDICTABLE;}\]

**T3**  MOV(S)<

\[\begin{array}{c}
1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Rm \\
\end{array}\]

\[d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ 	ext{setflags} = (S == '1');\]

\[\text{if } (\text{BadReg}(d) \mid \text{BadReg}(m)) \text{ \&\& setflags } \text{ THEN UNPREDICTABLE}\]

\[\text{if BadReg}(d) \text{ \&\& BadReg}(m) \text{ then UNPREDICTABLE;}\]

\[\text{if } d == 15 \text{ \&\& InITBlock() \&\& !LastInITBlock()} \text{ then UNPREDICTABLE;}\]

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set. Before Thumb-2, encoding T1 required that either <Rd>, or <Rm>, or both, had to be from {R8-R12, SP, LR}.

**Encoding T2**  All versions of the Thumb instruction set. Before UAL, this encoding was documented as an LSL instruction with an immediate shift by 0.

**Encoding T3**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

MOV(S)<c><q>  <Rd>, <Rm>

where:

$S$  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

$<c><q>$  See Standard assembler syntax fields on page 4-6.

$<Rd>$  Specifies the destination register. This register is permitted to be SP or PC, provided $S$ is not specified and $<Rm>$ is neither of SP and PC. If it is the PC, it causes a branch to the address (data) moved to the PC, and the instruction must either be outside an IT block or the last instruction of an IT block.

$<Rm>$  Specifies the source register. This register is permitted to be SP or PC, provided $S$ is not specified and $<Rd>$ is neither of SP and PC.

The pre-UAL syntax MOV<c>S is equivalent to MOVS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[m];  if d == 15 then
    ALUWritePC(result);  // setflags is always FALSE here
    else
        R[d] = result;
        if setflags then
            APSR.N = result<31>;
            APSR.Z = IsZeroBit(result);
            APSR.C = carry;
            // APSR.V unchanged

Exceptions

None.
4.6.78 MOV (shifted register)

Move (shifted register) is a synonym for ASR, LSL, LSR, ROR, and RRX.

See the following sections for details:
- ASR (immediate) on page 4-34
- ASR (register) on page 4-36
- LSL (immediate) on page 4-150
- LSL (register) on page 4-152
- LSR (immediate) on page 4-154
- LSR (register) on page 4-156
- ROR (immediate) on page 4-243
- ROR (register) on page 4-245
- RRX on page 4-247.

Assembler syntax

Table 4-2 shows the equivalences between MOV (shifted register) and other instructions.

<table>
<thead>
<tr>
<th>MOV instruction</th>
<th>Canonical form</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,ASR #&lt;n&gt;</td>
<td>ASR{S} &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,LSL #&lt;n&gt;</td>
<td>LSL{S} &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,LSR #&lt;n&gt;</td>
<td>LSR{S} &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,ROR #&lt;n&gt;</td>
<td>ROR{S} &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,ASR &lt;Rs&gt;</td>
<td>ASR{S} &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,LSL &lt;Rs&gt;</td>
<td>LSL{S} &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,LSR &lt;Rs&gt;</td>
<td>LSR{S} &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,ROR &lt;Rs&gt;</td>
<td>ROR{S} &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOV{S} &lt;Rd&gt;,&lt;Rm&gt;,RRX</td>
<td>RRX{S} &lt;Rd&gt;,&lt;Rm&gt;</td>
</tr>
</tbody>
</table>

The canonical form of the instruction is produced on disassembly.

Exceptions

None.
4.6.79 MOVT

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

**Encodings**

**T1** \( \text{MOVT}<c> \ <Rd>,#<\text{imm16}> \)

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 0 & i & 1 & 0 & 1 & 1 & 0 & i & \text{imm4} & 0 & \text{imm3} & \text{Rd} & \text{imm8}
\end{array}
\]

\( \text{d} = \text{UInt}(\text{Rd}); \ \text{imm16} = \text{imm4}:i:\text{imm3}:\text{imm8}; \)

\( \text{if BadReg(} \text{d} \text{) then UNPREDICTABLE;} \)

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

MOV<T><q>  <Rd>, #<imm16>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<T><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<imm16> Specifies the immediate value to be written to <Rd>. It must be in the range 0-65535.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<31:16> = imm16;
    // R[d]<15:0> unchanged

**Exceptions**

None.
4.6.80  MRC, MRC2

Move to ARM Register from Coprocessor causes a coprocessor to transfer a value to an ARM register or to the condition flags.

If no coprocessors can execute the instruction, an Undefined Instruction exception is generated.

**Encodings**

<table>
<thead>
<tr>
<th>T1</th>
<th>MRC(2)&lt;c&gt; &lt;coproc&gt;,&lt;opc1&gt;,&lt;Rt&gt;,&lt;CRn&gt;,&lt;CRm&gt;{},&lt;opc2&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\( t = \text{UInt}(Rt); \) \( cp = \text{UInt}(\text{coproc}); \)

\( \text{opc0} = C; \) \( / / MRC \text{ if } C = '0', \text{ MRC2 if } C = '1' \)

if \( t == 13 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

MRC(2)<c><q> <coproc>, #<opc1>, <Rt>, <CRn>, <CRm>{, #<opc2>}

where:

- **2**
  - If specified, selects the \( C = 1 \) form of the encoding. If omitted, selects the \( C = 0 \) form.

- **<c><q>**
  - See *Standard assembler syntax fields* on page 4-6.

- **<coproc>**
  - Specifies the name of the coprocessor. The standard generic coprocessor names are \( p0, p1, \ldots, p15 \).

- **<opc1>**
  - Is a coprocessor-specific opcode in the range 0 to 7.

- **<Rt>**
  - Is the destination ARM register. This register is allowed to be \( R0-R14 \) or \( APSR_{\text{nzcv}} \). The last form writes bits[31:28] of the transferred value to the \( N, Z, C \) and \( V \) condition flags and is specified by setting the \( Rt \) field of the encoding to 0b1111. In pre-UAL assembler syntax, \( PC \) was written instead of \( APSR_{\text{nzcv}} \) to select this form.

- **<CRn>**
  - Is the coprocessor register that contains the first operand.

- **<CRm>**
  - Is an additional source or destination coprocessor register.

- **<opc2>**
  - Is a coprocessor-specific opcode in the range 0 to 7. If it is omitted, \(<opc2>\) is assumed to be 0.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    if !Coproc_Accepted(cp, ThisInstr()) then
        RaiseCoprocessorException();
    else
        value = Coproc_GetOneWord(cp, ThisInstr());
        if t != 15 then
            R[t] = value;
        else
            APSR.N = value<31>;
            APSR.Z = value<30>;
            APSR.C = value<29>;
            APSR.V = value<28>;
            // value<27:0> are not used.
```

**Exceptions**

Undefined Instruction.
4.6.81 MRRC, MRRC2

Move to two ARM Registers from Coprocessor causes a coprocessor to transfer values to two ARM registers.

If no coprocessors can execute the instruction, an Undefined Instruction exception is generated.

Encodings

**T1**  
MRRC<\text{c}> <\text{coproc}>,<\text{opc}>,<\text{Rt}>,<\text{Rt2}>,<\text{CRm}>

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1  | 1  | 1  | C  | 1  | 1  | 0  | 0  | 1  | 0  | 1  | Rt2 | Rt  | coproc | opc1 | CRm |

\(t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2);\)
\(cp = \text{UInt}(\text{coproc}); \quad \text{opc0} = C; \quad // \text{MRRC if } C == '0', \text{MRRC2 if } C == '1'\)
\(\text{if BadReg}(t) || \text{BadReg}(t2) || t1 == t2 \text{ then UNPREDICTABLE};\)

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{MRRC}(2)<c><q> \quad \text{<coproc>}, \#\text{<opc1>}, \text{<Rt>}, \text{<Rt2>}, \text{<CRm>} \]

where:

- **2** If specified, selects the \( C = 1 \) form of the encoding. If omitted, selects the \( C = 0 \) form.
- **<c><q>** See *Standard assembler syntax fields* on page 4-6.
- **<coproc>** Specifies the name of the coprocessor. The standard generic coprocessor names are \( p0, p1, \ldots, p15 \).
- **<opc1>** Is a coprocessor-specific opcode in the range 0 to 15.
- **<Rt>** Is the first destination ARM register.
- **<Rt2>** Is the second destination ARM register.
- **<CRm>** Is the coprocessor register that supplies the data to be transferred.

**Operation**

\[
\begin{align*}
\text{if ConditionPassed() then} \\
&\quad \text{EncodingSpecificOperations();} \\
&\quad \text{if !Coproc_Accepted(cp, ThisInstr()) then} \\
&\quad&\quad \text{RaiseCoprocessorException();} \\
&\quad \text{else} \\
&\quad&\quad (R[t], R[t2]) = \text{Coproc_GetTwoWords(cp, ThisInstr());}
\end{align*}
\]

**Exceptions**

Undefined Instruction.
4.6.82 MRS

Move to Register from Special register moves the value from the CPSR or SPSR of the current mode into a general purpose register.

**Encodings**

**T1** MRS<code> <Rd>,<spec_reg>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 1 1 1 1 1 R (1) (1) (1) (1)</td>
<td>1 0 (0) 0 Rd (0) (0) (0) (0) (0) (0)</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad \text{readSPSR} = (R == '1'); \]
\[ \text{if BadReg}(d) \text{ then UNPREDICTABLE; } \]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Thumb Instructions**

### Assembler syntax

```
MRS<q><c> <Rd>, <spec_reg>
```

where:

- `<c><q>`: See *Standard assembler syntax fields* on page 4-6.
- `<Rd>`: Specifies the destination register.
- `<spec_reg>`: Is APSR, CPSR, or SPSR. APSR is the recommended form when only the N, Z, C, V, Q, or GE[3:0] bits of the read value are going to be used (see *The Application Program Status Register* on page 2-2).

### Operation

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    if readSPSR then
        if CurrentModeHasSPSR() then
            R[d] = SPSR;
        else
            UNPREDICTABLE;
    else
        UNPREDICTABLE;
    else
        R[d] = CPSR;
```

### Exceptions

None.
4.6.83 MSR (register)

Move to Special Register from ARM Register moves the value of a general-purpose register to the CPSR or the SPSR of the current mode.

Encodings

**T1**  
MSR<c> <spec_reg>,<Rn>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>R</td>
<td>n</td>
<td>1</td>
<td>0</td>
<td>(0)</td>
<td>0</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  writeSPSR = (R == '1');  
if BadReg(n) then UNPREDICTABLE;

Architecture versions

Encoding **T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

MSR<c><q> <spec_reg>, <Rn>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<spec_reg> Is one of APSR_<bits>, CPSR_<fields>, or SPSR_<fields>. The APSR forms are recommended when only the N, Z, C, V, Q, and GE[3:0] bits are being written (see The Application Program Status Register on page 2-2).

<fields> Is a sequence of one or more of the following: c, x, s, f.

<Rn> Is the general-purpose register to be transferred to the special register.

<bits> Is one of nzcvq, g, or nzcvqg.

In the A and R profiles:

- APSR_nzcvq is the same as CPSR_f
- APSR_g is the same as CPSR_s
- APSR_nzcvqg is the same as CPSR_fs.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if writeSPSR then
        if CurrentModeHasSPSR() then
            WriteSPSRUnderMask(R[n], mask);
        else
            UNPREDICTABLE;
    else
        WriteCPSRUnderMask(R[n], mask);

Exceptions

None.
4.6.84 MUL

Multiply multiplies two register values. The least significant 32 bits of the result are written to the destination register. These 32 bits do not depend on whether signed or unsigned calculations are performed.

It can optionally update the condition flags based on the result. This option is limited to only a few forms of the instruction in the Thumb instruction set, and use of it will adversely affect performance on many processor implementations.

Encodings

**T1**

MULS <Rdm>,<Rn>,<Rdm>

MULc< > <Rdm>,<Rn>,<Rdm>

Outside IT block.

Inside IT block.

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 1 1 0 1 Rn Rdm</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rdm); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rdm); \ \text{setflags} = !\text{InITBlock}(); \]

if ArchVersion() < 6 && d == m then UNPREDICTABLE;

**T2**

MULc< > <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 0 1 1 0 0 0 Rn 1 1 1 Rd 0 0 0 Rm</td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{setflags} = \text{FALSE}(); \]

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

Architecture versions

Encoding **T1** All versions of the Thumb instruction set.

Encoding **T2** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\[ MUL<c><q> \ (Rd), \ Rn, \ Rm \]

where:

\[ c<q> \] See Standard assembler syntax fields on page 4-6.

\[ Rd \] Specifies the destination register. If \[ Rd \] is omitted, this register is the same as \[ Rn \].

\[ Rn \] Specifies the register that contains the first operand.

\[ Rm \] Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  operand1 = SInt(R[n]);  // or UInt(R[n]) without functionality change
  operand2 = SInt(R[m]);  // or UInt(R[m]) without functionality change
  result = operand1 * operand2;
  R[d] = result<31:0>;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    if ArchVersion() == 4 then
      APSR.C = UNKNOWN;
    // else APSR.C unchanged
    // APSR.V always unchanged

Exceptions

None.

Notes

Early termination

If the multiplier implementation supports early termination, it must be implemented on the value of the \( Rm \) operand. The type of early termination used (signed or unsigned) is IMPLEMENTATION DEFINED. This implies that \( MUL(S)c<q> \ (Rdn), \ Rdn, \ Rm \) cannot be assembled correctly using encoding T1, unless \( Rdn \) and \( Rm \) are the same register.
4.6.85 MVN (immediate)

Move Negative (immediate) writes the logical ones complement of an immediate value to the destination register. It can optionally update the condition flags based on the value.

Encodings

T1 MVN(S)<c> <Rd>,#<const>

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 1 & 0 & i & 0 & 0 & 0 & 1 & 1 & S & 1 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm8} \\
\end{array}
\]

\[
d = \text{UInt(Rd)}; \quad \text{setflags} = (S == '1');
\]

\[
(\text{imm32}, \text{carry}) = \text{ThumbExpandImmWithC(i:imm3:imm8, APSR.C)};
\]

if BadReg(d) then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ MVN(S)c<q> \quad R_d, \#<\text{const}> \]

where:

- **S**
  - If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **c<q>**
  - See *Standard assembler syntax fields* on page 4-6.

- **Rd**
  - Specifies the destination register.

- **<const>**
  - Specifies the immediate value to be added to the value obtained from \(<R_n>\). See *Immediate constants* on page 4-8 for the range of allowed values.

The pre-UAL syntax \(MVN_cS\) is equivalent to \(MVNS_c\).

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  result = NOT(imm32);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
4.6.86 MVN (register)

Move Negative (register) writes the logical ones complement of a register value to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**    MVNS <Rd>,<Rm>    [Outside IT block.]
          MVN<c> <Rd>,<Rm>  [Inside IT block.]

\[
\begin{array}{cccccccccccc}
\text{d} & \text{m} & \text{setflags} & \text{shift}_t & \text{shift}_n \\
0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & \text{Rm} & \text{Rd} \\
\end{array}
\]

\[
d = \text{UInt(Rd)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = !\text{InITBlock}();
\]

\[
\text{(shift}_t, \text{shift}_n) = (\text{SRType_None}, 0);
\]

**T2**    MVN(S)<c>.W <Rd>,<Rm>{,shift}]

\[
\begin{array}{cccccccccccccccccccc}
\text{d} & \text{m} & \text{setflags} & \text{shift}_t & \text{shift}_n \\
1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & S & 1 & 1 & 1 & (0) & \text{imm3} & \text{Rd} & \text{imm2} & \text{type} & \text{Rm} \\
\end{array}
\]

\[
d = \text{UInt(Rd)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = (S == '1');
\]

\[
\text{(shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};
\]

\[
\text{if BadReg(d) || BadReg(m) THEN UNPREDICTABLE;}
\]

**Architecture versions**

**Encoding T1**    All versions of the Thumb instruction set.

**Encoding T2**    All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

MVN(S)<c><q>  <Rd>, <Rm> {, <shift>}

where:

*S*  
If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  
See *Standard assembler syntax fields* on page 4-6.

<Rd>  
Specifies the destination register.

<Rm>  
Specifies the register that is optionally shifted and used as the source register.

<shift>  
Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and both encodings are permitted. If <shift> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

The pre-UAL syntax MVN<c>S is equivalent to MVNS<c>.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
    result = NOT(shifted);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

**Exceptions**

None.
4.6.87  NEG

Negate is a pre-UAL synonym for RSB (immediate) with an immediate value of 0. See RSB (immediate) on page 4-249 for details.
Assembler syntax

NEG<c><q>  {<Rd>,} <Rm>

This is equivalent to:

RSBS<c><q>  {<Rd>,} <Rm>, #0

Exceptions

None.
4.6.88  NOP

No Operation does nothing.

**Encodings**

**T1  NOP<

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

// Do nothing

**T2  NOP<

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>(1)</td>
<td>(1)</td>
<td>(1)</td>
<td>1</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
<td>0</td>
</tr>
</tbody>
</table>

// Do nothing

**Architecture versions**

**Encodings T1, T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

**Assembler syntax**

NOP<c><q>

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   // Do nothing

**Exceptions**

None.
4.6.89 **ORN (immediate)**

Logical OR NOT (immediate) performs a bitwise (inclusive) OR of a register value and the complement of an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

\[
\begin{array}{ccccccccc}
1 & 1 & 1 & 1 & 0 & i & 0 & 0 & 1 & 1 & S & Rn & 0 & imm3 & Rd & imm8
\end{array}
\]

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{setflags} = (S == '1');
\]

\[
(\text{imm32}, \text{carry}) = \text{ThumbExpandImmWithC}(i:imm3:imm8, APSR.C);
\]

if \( n == 15 \) then SEE MVN (immediate) on page 4-183;

if BadReg(d) || \( n == 13 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ORN{S}<c><q> (Rd), Rn, #<const>

where:

S
If present, specifies that the instruction updates the flags. Otherwise, the instruction does not
update the flags.

<c><q>
See Standard assembler syntax fields on page 4-6.

<Rd>
Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>
Specifies the register that contains the operand.

<const>
Specifies the immediate value to be added to the value obtained from <Rn>. See Immediate
constants on page 4-8 for the range of allowed values.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[n] OR NOT(imm32);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
### 4.6.90  ORN (register)

Logical OR NOT (register) performs a bitwise (inclusive) OR of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

#### Encodings

**T1**  
ORN(S)<c> <Rd>,<Rn>,<Rm>{,<shift>}

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>(0)</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
<td>type</td>
<td>Rm</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  
n = UInt(Rn);  
m = UInt(Rm);  
setflags = (S == '1');  
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);  
if n == 15 then SEE MVN (register) on page 4-185;  
if BadReg(d) || n == 13 || BadReg(m) THEN UNPREDICTABLE;

#### Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ORN(S)<c><q>  (<Rd>,) <Rn>, <Rm> {,<shift>}

where:

S          If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.
<c><q>    See Standard assembler syntax fields on page 4-6.
<Rd>       Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>       Specifies the register that contains the first operand.
<Rm>       Specifies the register that is optionally shifted and used as the second operand.
<shift>    Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied. The possible shifts and how they are encoded are described in Constant shifts applied to a register on page 4-10.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
  result = R[n] OR NOT(shifted);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

Exceptions

None.
4.6.91 ORR (immediate)

Logical OR (immediate) performs a bitwise (inclusive) OR of a register value and an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

Encodings

**T1** \( \text{ORR}(S)<c> \ <\text{Rd}>,<\text{Rn}>,\#<\text{const}> \)

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rd</td>
<td>i</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ \text{setflags} = (S == '1'); \)
\( (\text{imm32, carry}) = \text{ThumbExpandImmWithC}(i: \text{imm3:imm8}, \text{APSR.C}); \)
if \( n == 15 \) then SEE MOV (immediate) on page 4-166;
if BadReg(\( d \)) \ | \ n == 13 then UNPREDICTABLE;

Architecture versions

Encoding **T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ORR(S)<c><q>  (Rd),) <Rn>, #<const>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the operand.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. See Immediate constants on page 4-8 for the range of allowed values.

The pre-UAL syntax ORR<c>S is equivalent to ORRS<c>.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  result = R[n] OR imm32;
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

Exceptions

None.
4.6.92 ORR (register)

Logical OR (register) performs a bitwise (inclusive) OR of a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

ORRS <Rdn>,<Rm>

Outside IT block.

ORR<c> <Rdn>,<Rm>

Inside IT block.

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|
| 0100001100      | Rm              |
| Rdn             |

\[d = \text{UInt}(Rdn); \ n = \text{UInt}(Rdn); \ m = \text{UInt}(Rm); \ \text{setflags} = !\text{InITBlock}();\]
\[(\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, \ 0);\]

**T2**

ORR(S)<c>.W <Rd>,<Rn>,<Rm>{,<shift>}

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|
| 11101010010S    | Rn              |
| (0) imm3 Rd     |
| imm2 type Rm    |

\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{setflags} = (S == '1');\]
\[(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};\]
\[\text{if } n == 15 \text{ then SEE MOV (register) on page 4-168;}\]
\[\text{if } \text{BadReg(d) || n == 13 || BadReg(m) THEN UNPREDICTABLE;}\]

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set

**Encoding T2**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{ORR}(S)<c><q>\quad (\text{<Rd>,})\quad \text{<Rn>},\quad \text{<Rm>}\quad (,<\text{shift}>)
\]

where:

- **S**
  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**
  See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**
  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

- **<Rn>**
  Specifies the register that contains the first operand.

- **<Rm>**
  Specifies the register that is optionally shifted and used as the second operand.

- **<shift>**
  Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and both encodings are permitted. If <shift> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

A special case is that if \text{ORR}<c> \quad \text{<Rd>},\text{<Rn>},\text{<Rd>} is written with <Rd> and <Rn> both in the range R0-R7, it will be assembled using encoding T2 as though \text{ORR}<c> \quad \text{<Rd>},\text{<Rn>} had been written. To prevent this happening, use the .W qualifier.

The pre-UAL syntax \text{ORR}<c>S is equivalent to \text{ORRS}<c>.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  \((\text{shifted, carry}) = \text{Shift} \_\text{C}(\text{R}[m],\text{ shift}_\text{t},\text{ shift}_\text{n},\text{ APSR.C})\);
  result = \text{R}[n] \text{ OR shifted};
  \text{R}[d] = result;
  if setflags then
    \text{APSR.N} = \text{result}<31>;
    \text{APSR.Z} = \text{IsZeroBit(result)};
    \text{APSR.C} = \text{carry};
    // APSR.V unchanged

**Exceptions**

None.
4.6.93  PKH

Pack Halfword combines one halfword of its first operand with the other halfword of its shifted second operand.

**Encodings**

**T1**  
PKHBT<

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 3 2 1 0 9 8 7 6 5 4 3 2 1 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Rn | (0) | imm3 | Rd | imm2 | tb | 0 | Rm |

\[
d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{tbform} = (\text{tb} == '1');
\]

\[
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{tb}:'0', \text{imm3}:\text{imm2});
\]

\[
\text{if BadReg(d) } || \text{BadReg(n) } || \text{BadReg(m) then UNPREDICTABLE;}
\]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

PKHBT\(<c><q>\)  \{<Rd>,\} <Rn>, <Rm> \{, LSL \#<imm>\}  \hspace{1cm} \text{tbform} == \text{FALSE}
PKHTB\(<c><q>\)  \{<Rd>,\} <Rn>, <Rm> \{, ASR \#<imm>\}  \hspace{1cm} \text{tbform} == \text{TRUE}

where:

\(<c><q>\) \hspace{1cm} \text{See Standard assembler syntax fields on page 4-6.}
\(<Rd>\) \hspace{1cm} \text{Specifies the destination register. If} \hspace{0.5cm} \text{<Rd>} \hspace{0.5cm} \text{is omitted, this register is the same as} \hspace{0.5cm} \text{<Rn>}.}
\(<Rn>\) \hspace{1cm} \text{Specifies the register that contains the first operand.}
\(<Rm>\) \hspace{1cm} \text{Specifies the register that is optionally shifted and used as the second operand.}
\(<\text{imm}>\) \hspace{1cm} \text{Specifies the shift to apply to the value read from} \hspace{0.5cm} \text{<Rm>}.}

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    \text{operand2} = \text{Shift(R[m], shift_t, shift_n, APSR.C)};  \hspace{1cm} // \text{APSR.C ignored}
    R[d]<15:0>  = if \text{tbform} then \text{operand2}<15:0> else \text{R[n]<15:0>};
    R[d]<31:16> = if \text{tbform} then \text{R[n]<31:16>} else \text{operand2}<31:16>;

Exceptions

None.
4.6.94  **PLD (immediate)**

Preload Data signals the memory system that data memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the data cache.

**Encodings**

T1  \(\text{PLD}<c>\ [<Rn>,#<imm12>]\)

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & Rn & 1 & 1 & 1 & \text{imm12}
\end{array}
\]

\(n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \ \text{add} = \text{TRUE};\)

if \(n == 15\) then SEE encoding T3;

T2  \(\text{PLD}<c>\ [<Rn>,#-<imm8>]\)

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & Rn & 1 & 1 & 1 & 1 & 1 & 0 & 0 & \text{imm8}
\end{array}
\]

\(n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \ \text{add} = \text{FALSE};\)

if \(n == 15\) then SEE encoding T3;

T3  \(\text{PLD}<c>\ [\text{PC},#+/-<imm12>]\)

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \text{imm12}
\end{array}
\]

\(n = 15; \ \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \ \text{add} = (U == '1');\)

**Architecture versions**

Encodings T1, T2, T3

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`PLD<c><q> [<Rn>, #+/-<imm>]`

`PLD<c><q> [PC, #+/-<imm>]`

where:

- `<c><q>`  
  See *Standard assembler syntax fields* on page 4-6.

- `<Rn>`  
  Is the base register. This register is allowed to be the SP.

- `+/-`  
  Is + or omitted to indicate that the immediate offset is added to the base register value 
  (`add == TRUE`), or – to indicate that the offset is to be subtracted (`add == FALSE`). 
  Different instructions are generated for #0 and #–0.

- `<imm>`  
  Specifies the offset from the base register. It must be in the range:
  - `–4095` to `4095` if the base register is the PC
  - `–255` to `4095` otherwise.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  base = if n == 15 then Align(PC,4) else R[n];
  address = if add then (base + imm32) else (base - imm32);
  Hint_PreloadData(address);

**Exceptions**

None.
4.6.95  PLD (register)

Preload Data signals the memory system that data memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the data cache.

**Encodings**

**T1**  \[\texttt{PLD}<c> [<Rn>,<Rm>{,LSL #<shift>}]\]

\[
\begin{array}{ccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & \text{Rn} & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & \text{shift} & \text{Rm}
\end{array}
\]

\(n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\)
\((\text{shift}_t, \text{shift}_n) = (\text{SRType}_{\text{LSL}}, \text{UInt}(\text{shift}));\)
if \(n == 15\) then SEE PLD (immediate) on page 4-201;
if BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{PLD<c><q> } [<Rn>, <Rm> \{, LSL #<shift>\}] \]

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rn>` Is the base register. This register is allowed to be the SP.
- `<Rm>` Is the optionally shifted offset register.
- `<shift>` Specifies the shift to apply to the value read from `<Rm>`, in the range 0-3. If this option is omitted, a shift by 0 is assumed.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + Shift(R[m], shift_t, shift_n, APSR.C);
    Hint_PreloadData(address);

**Exceptions**

None.
4.6.96 PLI (immediate)

Preload Instruction signals the memory system that instruction memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the instruction cache.

**Encodings**

**T1**  \[\text{PLI}\langle c \rangle \ [\langle Rn \rangle, \#\langle \text{imm12} \rangle]\]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & \text{Rn} & 1 & 1 & 1 & 1 & \text{imm12}
\end{array}
\]

\[
n = \text{UInt}(\text{Rn}); \ \text{imm32} = \text{ZeroExtend}((\text{imm12}, 32)); \ \text{add} = \text{TRUE}; \ \text{if} \ n == 15 \ \text{then} \ \text{SEE} \ \text{encoding} \ T3;
\]

**T2**  \[\text{PLI}\langle c \rangle \ [\langle Rn \rangle, \#\langle -\text{imm8} \rangle]\]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & \text{Rn} & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & \text{imm8}
\end{array}
\]

\[
n = \text{UInt}(\text{Rn}); \ \text{imm32} = \text{ZeroExtend}((\text{imm8}, 32)); \ \text{add} = \text{FALSE}; \ \text{if} \ n == 15 \ \text{then} \ \text{SEE} \ \text{encoding} \ T3;
\]

**T3**  \[\text{PLI}\langle c \rangle \ [\text{PC}, \#+/\langle \text{imm12} \rangle]\]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \text{imm12}
\end{array}
\]

\[
n = 15; \ \text{imm32} = \text{ZeroExtend}((\text{imm12}, 32)); \ \text{add} = (\text{U} == '1');
\]

**Architecture versions**

Encodings T1, T2, T3

All versions of the Thumb instruction set from v7 onwards.
Assembler syntax

PLI<c><q>  [<Rn>, #+/-<imm>]
PLI<c><q>  [PC, #+/-<imm>]

where:

<c><q>    See Standard assembler syntax fields on page 4-6.
<Rn>      Is the base register. This register is allowed to be the SP.
/+/-       Is + or omitted to indicate that the immediate offset is added to the base register value
           (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #–0.
<imm>     Specifies the offset from the base register. It must be in the range:
           • −4095 to 4095 if the base register is the PC
           • −255 to 4095 otherwise.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   base = if n == 15 then Align(PC,4) else R[n];
   address = if add then (base + imm32) else (base - imm32);
   Hint_PreloadInstr(address);

Exceptions

None.
4.6.97 **PLI (register)**

Preload Instruction signals the memory system that instruction memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the instruction cache.

**Encodings**

<table>
<thead>
<tr>
<th>T1 PLI&lt;code&gt; [Rn],&lt;Rm&gt;{,LSL #&lt;shift&gt;}]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>1 1 1 1 1 0 0 1 0 0 0 1 Rn 1 1 1 1 0 0 0 0 0 shift Rm</td>
</tr>
</tbody>
</table>

\( n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{LSL}, \text{UInt}(\text{shift})); \)
\( \text{if } n == 15 \text{ then SEE } \text{PLI (immediate) on page 4-205}; \)
\( \text{if BadReg}(m) \text{ then UNPREDICTABLE}; \)

**Architecture versions**

**Encodings T1, T2** All versions of the Thumb instruction set from v7 onwards.
**Assembler syntax**

\[
\text{PLI}c<q> \ [\text{<Rn>}, \text{<Rm>} \{, \text{LSL} \ #\text{<shift>}\}]
\]

where:

- \(c<q>\) See *Standard assembler syntax fields* on page 4-6.
- \(<\text{Rn}>\) Is the base register. This register is allowed to be the SP.
- \(<\text{Rm}>\) Is the optionally shifted offset register.
- \(<\text{shift}>\) Specifies the shift to apply to the value read from \(<\text{Rm}>\), in the range 0-3. If this option is omitted, a shift by 0 is assumed.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   address = R[n] + Shift(R[m], shift_t, shift_n, APSR.C);
   Hint_PreloadInstr(address);

**Exceptions**

None.
4.6.98  POP

Pop Multiple Registers loads a subset (or possibly all) of the general-purpose registers R0-R12 and the PC or the LR from the stack.

If the registers loaded include the PC, the word loaded for the PC is treated as an address and a branch occurs to that address. Bit[0] of the loaded value determines whether execution continues after this branch in ARM state or in Thumb state.

Encoding

**T1**  POP<

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 1 1 1 0 P register_list

registers = P:'0000000':register_list;
if BitCount(registers) < 1 then UNPREDICTABLE;

**T2**  POP<.W

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 0 1 0 0 1 0 1 1 1 0 1 P M (0) register_list

registers = P:M:'0':register_list;
if BitCount(registers) < 2 then UNPREDICTABLE;
if P == 1 && M == 1 then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set.

**Encoding T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

POP<c><q> <registers> 
LDMIA<c><q> SP!, <registers>

where:
<c><q> See Standard assembler syntax fields on page 4-6.

<registers>

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be loaded. The registers are loaded in sequence, the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. If the PC is specified in the register list, the instruction causes a branch to the address (data) loaded into the PC.

Encoding T2 does not support a list containing only one register. If a POP instruction with just one register <Rt> in the list is assembled to Thumb and encoding T1 is not available, it is assembled to the equivalent LDR<c><q> <Rt>, [SP], #-4 instruction.

The SP cannot be in the list.

If the PC is in the list, the LR must not be in the list.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  originalSP = SP;
  address = SP;
  SP = SP + 4*BitCount(registers);
  for i = 0 to 14
    if registers<i> == '1' then
      loadedvalue = MemA[address,4];
      address = address + 4;
    if registers<15> == '1' then
      LoadWritePC(MemA[address,4]);
      address = address + 4;
    assert address == originalSP + 4*BitCount(registers);

Exceptions

Data Abort.
4.6.99 PUSH

Push Multiple Registers stores a subset (or possibly all) of the general-purpose registers R0-R12 and the LR to the stack.

Encoding

**T1**  
\[
\begin{array}{cccccccccccccc}
\text{15} & \text{14} & \text{13} & \text{12} & \text{11} & \text{10} & \text{9} & \text{8} & \text{7} & \text{6} & \text{5} & \text{4} & \text{3} & \text{2} & \text{1} & \text{0} \\
\text{1} & \text{0} & \text{1} & \text{1} & \text{0} & \text{1} & \text{0} & \text{M} & \text{register_list} \\
\end{array}
\]

\[
\text{registers} = '0':M:'000000':\text{register_list};
\]

if BitCount(registers) < 1 then UNPREDICTABLE;

**T2**  
\[
\begin{array}{cccccccccccccc}
\text{15} & \text{14} & \text{13} & \text{12} & \text{11} & \text{10} & \text{9} & \text{8} & \text{7} & \text{6} & \text{5} & \text{4} & \text{3} & \text{2} & \text{1} & \text{0} \\
\text{1} & \text{1} & \text{1} & \text{0} & \text{1} & \text{0} & \text{0} & \text{1} & \text{0} & \text{1} & \text{1} & \text{0} & \text{1} & (0) & \text{M}(0) & \text{register_list} \\
\end{array}
\]

\[
\text{registers} = '0':M:'0':\text{register_list};
\]

if BitCount(registers) < 2 then UNPREDICTABLE;

Architecture versions

**Encoding T1** All versions of the Thumb instruction set.

**Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

PUSH<c><q>  <registers>  
STMDB<c><q>  SP!, <registers>  

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<registers>

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be stored. The registers are stored in sequence, the lowest-numbered register to the lowest memory address, through to the highest-numbered register to the highest memory address.

Encoding T2 does not support a list containing only one register. If a PUSH instruction with just one register <Rt> in the list is assembled to Thumb and encoding T1 is not available, it is assembled to the equivalent STR<c><q> <Rt>, [SP,#-4] ! instruction.

The SP and PC cannot be in the list.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  originalSP = SP;
  address = SP - 4*BitCount(registers);
  SP = SP - 4*BitCount(registers);
  for i = 0 to 14
    if registers<i> == '1' then
      MemA[address,4] = R[i];
      address = address + 4;
  assert address == originalSP;

**Exceptions**

Data Abort.
### 4.6.100 QADD

Saturating Add adds two register values, saturates the result to the 32-bit signed integer range $-2^{31} \leq x \leq 2^{31} - 1$, and writes the result to the destination register. If saturation occurs, it sets the Q flag in the CPSR.

#### Encodings

**T1**  
QADD\(<c>\) <Rd>,<Rn>,<Rm>

<p>| | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\)

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

#### Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

QADD<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  (R[d], sat) = SignedSatQ(SInt(R[m]) + SInt(R[n]), 32);
  if sat then
    APSR.Q = '1';

Exceptions

None.
4.6.101 **QADD16**

Saturating Add 16 performs two 16-bit integer additions, saturates the results to the 16-bit signed integer range $-2^{15} \leq x \leq 2^{15} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  
QADD16<
  
\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & Rn & 1 & 1 & 1 & Rd & 0 & 0 & 0 & 1 & Rm
\end{array}
\]

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**   
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

QADD16<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
  sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
  R[d]<15:0>  = SignedSat(sum1, 16);
  R[d]<31:16> = SignedSat(sum2, 16);

**Exceptions**

None.
4.6.102 QADD8

Saturating Add 8 performs four 8-bit integer additions, saturates the results to the 8-bit signed integer range \(-2^7 \leq x \leq 2^7 - 1\), and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  \[\text{QADD8}<c> <Rd>,<Rn>,<Rm>\]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\)

if BadReg\(d\) \(||\) BadReg\(n\) \(||\) BadReg\(m\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

QADD8<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
    sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
    sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
    sum4 = SInt(R[n]<31:24>) + SInt(R[m]<31:24>);
    R[d]<7:0> = SignedSat(sum1, 8);
    R[d]<15:8> = SignedSat(sum2, 8);
    R[d]<23:16> = SignedSat(sum3, 8);
    R[d]<31:24> = SignedSat(sum4, 8);

Exceptions

None.
4.6.103 QASX

Saturating Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer addition and one 16-bit subtraction, saturates the results to the 16-bit signed integer range $-2^{15} \leq x \leq 2^{15} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  
QASX<c> <Rd>,<Rn>,<Rm>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 1 1 1 1 1 0 1 0 1 0 | Rn | 1 1 1 1 | Rd | 0 0 0 1 | Rm |

$d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

QASX<c><q>  (<Rd>,)  <Rn>,  <Rm>

where:

<c><q>    See *Standard assembler syntax fields* on page 4-6.

<Rd>     Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>     Specifies the register that contains the first operand.

<Rm>     Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  diff = SInt(R[n]<15:0>) - SInt(R[m]<31:16>);
  sum  = SInt(R[n]<31:16>) + SInt(R[m]<15:0>);
  R[d]<15:0>  = SignedSat(diff, 16);
  R[d]<31:16> = SignedSat(sum, 16);

**Exceptions**

None.
4.6.104 **QDADD**

Saturating Double and Add adds a doubled register value to another register value, and writes the result to the destination register. Both the doubling and the addition have their results saturated to the 32-bit signed integer range $-2^{31} \leq x \leq 2^{31} - 1$. If saturation occurs in either operation, it sets the Q flag in the CPSR.

**Encodings**

**T1**  
QDADD\(c\> <\text{Rd}>,<\text{Rn}>,<\text{Rm}>\)

\[\begin{array}{cccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & \text{Rn} & 1 & 1 & 1 & \text{Rd} & 1 & 0 & 0 & 1 & \text{Rm}
\end{array}\]

\(d = \text{UInt}(\text{Rd}); \ \ n = \text{UInt}(\text{Rn}); \ \ m = \text{UInt}(\text{Rm});\)

if BadReg\((d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m)\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

QDADD<c><q> {<Rd>,} <Rn>, <Rm>

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   (doubled, sat1) = SignedSatQ(2 * SInt(R[n]), 32);
   (R[d], sat2) = SignedSatQ(SInt(R[m]) + SInt(doubled), 32);
   if sat1 || sat2 then
      APSR.Q = '1';

**Exceptions**

None.
4.6.105 QDSUB

Saturating Double and Subtract subtracts a doubled register value from another register value, and writes the result to the destination register. Both the doubling and the subtraction have their results saturated to the 32-bit signed integer range \(-2^{31} \leq x \leq 2^{31} - 1\). If saturation occurs in either operation, it sets the Q flag in the CPSR.

**Encodings**

**T1**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rd</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

\( d = \text{UInt(Rd)}; \quad n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)}; \)

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

QDSUB<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (doubled, sat1) = SignedSatQ(2 * SInt(R[n]), 32);
    (R[d], sat2) = SignedSatQ(SInt(R[m]) - SInt(doubled), 32);
    if sat1 || sat2 then
        APSR.Q = '1';

**Exceptions**

None.
4.6.106 QSAX

Saturating Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer subtraction and one 16-bit addition, saturates the results to the 16-bit signed integer range $-2^{15} \leq x \leq 2^{15} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

T1  

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

if BadReg(d) \( \lor \) BadReg(n) \( \lor \) BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

QSAX<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>         See Standard assembler syntax fields on page 4-6.
<Rd>           Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>           Specifies the register that contains the first operand.
<Rm>           Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  sum   = SInt(R[n]<15:0>) + SInt(R[m]<31:16>);
  diff  = SInt(R[n]<31:16>) - SInt(R[m]<15:0>);
  R[d]<15:0> = SignedSat(sum, 16);
  R[d]<31:16> = SignedSat(diff, 16);

Exceptions

None.
4.6.107 QSUB

Saturating Subtract subtracts one register value from another register value, saturates the result to the 32-bit signed integer range \(-2^{31} \leq x \leq 2^{31} - 1\), and writes the result to the destination register. If saturation occurs, it sets the Q flag in the CPSR.

**Encodings**

**T1**  \texttt{QSUB<c> \ <Rd>,<Rn>,<Rm>}

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
1 1 1 1 1 0 0 1 0 0 0 \texttt{Rn} 1 1 1 1 \texttt{Rd} 1 0 1 0 \texttt{Rm}
```

\(d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm});\)

\text{if BadReg}(d) \ | \ | \text{BadReg}(n) \ | | \text{BadReg}(m) \text{ then UNPREDICTABLE;}

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

QSUB<c><q>  (<Rd>,)  <Rn>, <Rm>

where:

<c><q>    See Standard assembler syntax fields on page 4-6.
<Rd>    Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>    Specifies the register that contains the first operand.
<Rm>    Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (R[d], sat) = SignedSatQ(SInt(R[m]) - SInt(R[n]), 32);
    if sat then
        APSR.Q = '1';

Exceptions

None.
4.6.108 QSUB16

Saturating Subtract 16 performs two 16-bit integer subtractions, saturates the results to the 16-bit signed integer range $-2^{15} \leq x \leq 2^{15} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  QSUB16\(<c>\)  <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

$d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm});$

if BadReg\(d\) || BadReg\(n\) || BadReg\(m\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

QSUB16<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = SInt(R<n><15:0>) - SInt(R<m><15:0>);
  diff2 = SInt(R<n><31:16>) - SInt(R<m><31:16>);
  R[d]<15:0>  = SignedSat(diff1, 16);
  R[d]<31:16> = SignedSat(diff2, 16);

Exceptions

None.
4.6.109 QSUB8

Saturating Subtract 8 performs four 8-bit integer subtractions, saturates the results to the 8-bit signed integer range \(-2^7 \leq x \leq 2^7 - 1\), and writes the results to the destination register. It does not affect any flags.

Encodings

**T1** QSUB8\(<c>\) \(<Rd>,<Rn>,<Rm>\)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);\)

\(\text{if BadReg}(d) \text{ || BadReg}(n) \text{ || BadReg}(m)\) then UNPREDICTABLE;

Architecture versions

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

QSUB8\(<c><q>\) \{<Rd>,\} <Rn>, <Rm>

where:

\(<c><q>\) See Standard assembler syntax fields on page 4-6.

\(<Rd>\) Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

\(<Rn>\) Specifies the register that contains the first operand.

\(<Rm>\) Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
    diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
    diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
    diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
    R[d]<7:0> = SignedSat(diff1, 8);
    R[d]<15:8> = SignedSat(diff2, 8);
    R[d]<23:16> = SignedSat(diff3, 8);
    R[d]<31:24> = SignedSat(diff4, 8);

Exceptions

None.
4.6.110   RBIT

Reverse Bits reverses the bit order in a 32-bit register.

**Encodings**

<table>
<thead>
<tr>
<th>T1</th>
<th>RBIT&lt;c&gt; &lt;Rd&gt;,&lt;Rm&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 5 1 4 1 3 1 2 1 1 1 0 9876543210 1 5 1 4 1 3 1 2 1 1 1 0 9876543210</td>
</tr>
<tr>
<td></td>
<td>1 1 1 1 0 1 0 1 0 0 1 Rd 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

\[d = \text{UInt}(\text{Rd}); \ m = \text{UInt}(\text{Rm}); \ m2 = \text{UInt}(\text{Rm2});\]
\[\text{if BadReg}(d) || \text{BadReg}(m) || m2 != m \text{ then UNPREDICTABLE;}\]

**Architecture versions**

**Encoding T1**     All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

Assembler syntax

RBIT<c><q>  <Rd>, <Rm>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rm> Specifies the register that contains the operand. Its number must be encoded twice in encoding T1, in both the Rm and Rm2 fields.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    bits(32) result;
    for i = 0 to 31 do
        result<31-i> = R[m]<i>;
    R[d] = result;

Exceptions

None.
4.6.111 REV

Byte-Reverse Word reverses the byte order in a 32-bit register.

Encodings

T1  REVC <Rd>,<Rm>

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & Rm & Rd
\end{array}
\]

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm);
\]

T2  REVC.W <Rd>,<Rm>

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & Rm2 & 1 & 1 & 1 & Rd & 1 & 0 & 0 & 0 & Rm
\end{array}
\]

\[
d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad m2 = \text{UInt}(Rm2);
\]

\[
\text{if BadReg}(d) \lor \text{BadReg}(m) \lor m2 \neq m \text{ then UNPREDICTABLE;}
\]

Architecture versions

Encoding T1  All versions of the Thumb instruction set from ARMv6 onwards.

Encoding T2  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

REV<q><c> Rd, Rm

where:

<q><c> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register.

<Rm> Specifies the register that contains the operand. Its number must be encoded twice in encoding T2, in both the Rm and Rm2 fields.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    bits(32) result;
    result<31:24> = R[m]<7:0>;
    result<23:16> = R[m]<15:8>;
    result<15:8> = R[m]<23:16>;
    result<7:0> = R[m]<31:24>;
    R[d] = result;

**Exceptions**

None.
4.6.112 REV16

Byte-Reverse Packed Halfword reverses the byte order in each 16-bit halfword of a 32-bit register.

**Encodings**

**T1**  \texttt{REV16\textless c\textgreater \ <Rd>,<Rm>}

\begin{center}
\begin{tabular}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & Rm & Rd \\
\end{tabular}
\end{center}

\(d = \text{UInt}(Rd); \ m = \text{UInt}(Rm);\)

**T2**  \texttt{REV16\textless c\textgreater.W \ <Rd>,<Rm>}

\begin{center}
\begin{tabular}{cccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & Rm2 & 1 & 1 & 1 & 1 & Rd & 1 & 0 & 0 & 1 & Rm \\
\end{tabular}
\end{center}

\(d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ m2 = \text{UInt}(Rm2);\)

\textbf{if} \texttt{BadReg}(d) || \texttt{BadReg}(m) || m2 \neq m \textbf{then UNPREDICTABLE;}

**Architecture versions**

\textbf{Encoding T1} \hspace{1cm} All versions of the Thumb instruction set from ARMv6 onwards.

\textbf{Encoding T2} \hspace{1cm} All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

REV16\(\langle c\rangle\langle q\rangle\) <Rd>, <Rm>

where:

\(\langle c\rangle\langle q\rangle\) See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\) Specifies the destination register.

\(<Rm>\) Specifies the register that contains the operand. Its number must be encoded twice in encoding T2, in both the Rm and Rm2 fields.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   bits(32) result;
   result<31:24> = R[m]<23:16>;
   result<23:16> = R[m]<31:24>;
   result<15:8>  = R[m]<7:0>;
   result<7:0>   = R[m]<15:8>;
   R[d] = result;

**Exceptions**

None.
4.6.113 REVSH

Byte-Reverse Signed Halfword reverses the byte order in the lower 16-bit halfword of a 32-bit register, and sign extends the result to 32 bits.

**Encodings**

**T1**  
`REVSH<c> <Rd>,<Rm>`

![Binary representation](image)

\[
\begin{array}{cccccccccccccc}
1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & Rm & Rd \\
\end{array}
\]

\[d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm);\]

**T2**  
`REVSH<c>.W <Rd>,<Rm>`

![Binary representation](image)

\[
\begin{array}{cccccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & Rm2 & 1 & 1 & 1 & Rd & 1 & 0 & 1 & 1 & Rm \\
\end{array}
\]

\[d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad m2 = \text{UInt}(Rm2);\]

\[\text{if BadReg}(d) \mid \mid \text{BadReg}(m) \mid \mid m2 \neq m \text{ then UNPREDICTABLE;}\]

**Architecture versions**

- **Encoding T1**  
  All versions of the Thumb instruction set from ARMv6 onwards.

- **Encoding T2**  
  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

REVSH<c><q>  <Rd>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register.

<Rm>  Specifies the register that contains the operand. Its number must be encoded twice in encoding T2, in both the Rm and Rm2 fields.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    bits(32) result;
    result<31:8>  = SignExtend(R[m]<7:0>, 24);
    result<7:0>   = R[m]<15:8>;
    R[d] = result;

Exceptions

None.
4.6.114  RFE

Return From Exception loads the PC and the CPSR from the word at the specified address and the following word respectively. See Memory accesses on page 4-13 for information about memory accesses.

Encodings

**T1**  \( \text{RFEDB} \{c\} \ <Rn>\{!\} \)  
Outside or last in IT block

\[
\begin{array}{ccccccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & W & 1 & Rn & (1) & (1) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0)
\end{array}
\]

\( n = \text{UInt}(Rn); \quad \text{wback} = (W == '1'); \quad \text{increment} = \text{FALSE}; \)
\( \text{if } n == 15 \text{ then UNPREDICTABLE; } \)
\( \text{if InITBlock()} \&\& !\text{LastInITBlock()} \text{ then UNPREDICTABLE; } \)

**T2**  \( \text{RFE(IA)} \{c\} \ <Rn>\{!\} \)  
Outside or last in IT block

\[
\begin{array}{ccccccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & W & 1 & Rn & (1) & (1) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0) & (0)
\end{array}
\]

\( n = \text{UInt}(Rn); \quad \text{wback} = (W == '1'); \quad \text{increment} = \text{TRUE}; \)
\( \text{if } n == 15 \text{ then UNPREDICTABLE; } \)
\( \text{if InITBlock()} \&\& !\text{LastInITBlock()} \text{ then UNPREDICTABLE; } \)

Architecture versions

**Encodings T1, T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

RFE{IA|DB}<c><q> <Rn>{!}

where:

<i>c><q> See *Standard assembler syntax fields* on page 4-6.

IA  Means Increment After. The memory address is incremented after each load operation. This is the default. For this instruction, FD, meaning Full Descending, is equivalent to IA.

DB  Means Decrement Before. The memory address is decremented before each load operation. For this instruction, EA, meaning Empty Ascending, is equivalent to DB.

<Rn> Specifies the base register.

!  Causes the instruction to write a modified value back to <Rn>. If ! is omitted, the instruction does not change <Rn>.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    if !CurrentModeIsPrivileged() then
        UNPREDICTABLE;
    else
        address = if increment then R[n] else R[n]-8;
        wbvalue = if increment then R[n]+8 else R[n]-8;
        if wback then R[n] = wbvalue;
        BranchWritePC(MemA[address,4]);
        CPSR = MemA[address+4,4];

**Exceptions**

Data Abort.
4.6.115  **ROR (immediate)**

Rotate Right (immediate) provides the value of the contents of a register rotated by a constant value. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. It can optionally update the condition flags based on the result.

**Encodings**

**T1**  \( \text{ROR(S)}<c> \text{ <Rd>,<Rm>,#<imm5>} \)

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|
| 1 1 1 0 1 0 1 0 0 1 0 | S | 1 1 1 | (0) | imm3 | Rd | imm2 | 1 | 1 | Rm |

\( d = \text{UInt(Rd)}; \ m = \text{UInt(Rm)}; \ \text{setflags} = (S == '1'); \)

if \( \text{imm3:imm2} == '00000' \) then SEE \( RRX \) on page 4-247;

\((- , \text{shift}_n) = \text{DecodeImmShift}('11', \ \text{imm3:imm2});\)

if \( \text{BadReg}(d) | | \text{BadReg}(m) \) THEN UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

Assembler syntax

\[ \text{ROR(S)} \langle c \rangle \langle q \rangle \quad \langle \text{Rd} \rangle, \langle \text{Rm} \rangle, \#\langle \text{imm5} \rangle \]

where:

\( S \)

If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

\( \langle c \rangle \langle q \rangle \)

See Standard assembler syntax fields on page 4-6.

\( \langle \text{Rd} \rangle \)

Specifies the destination register.

\( \langle \text{Rm} \rangle \)

Specifies the register that contains the first operand.

\( \langle \text{imm5} \rangle \)

Specifies the shift amount, in the range 1 to 31. See Constant shifts applied to a register on page 4-10.

Operation

if \( \text{ConditionPassed()} \) then
    EncodingSpecificOperations();
    (result, carry) = Shift_C(R[m], SRType_ROR, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
    // APSR.V unchanged

Exceptions

None.
4.6.116  ROR (register)

Rotate Right (register) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The variable number of bits is read from the bottom byte of a register. It can optionally update the condition flags based on the result.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding T1</th>
<th>RORS &lt;Rdn&gt;,&lt;Rm&gt;</th>
<th>Outside IT block.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ROR&lt;c&gt; &lt;Rdn&gt;,&lt;Rm&gt;</td>
<td>Inside IT block.</td>
</tr>
</tbody>
</table>

\[
d = \text{UInt}(Rdn); \quad n = \text{UInt}(Rdn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = !\text{InITBlock}();
\]

<table>
<thead>
<tr>
<th>Encoding T2</th>
<th>ROR{S}&lt;c&gt;.W &lt;Rd&gt;,&lt;Rn&gt;,&lt;Rm&gt;</th>
</tr>
</thead>
</table>

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1');
\]

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

- **Encoding T1**  All versions of the Thumb instruction set
- **Encoding T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

ROR(S)<c><q>  <Rd>, <Rn>, <Rm>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register whose bottom byte contains the amount to rotate by.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[m]<7:0>);
    (result, carry) = Shift_C(R[n], SRTYPE_ROR, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
4.6.117 RRX

Rotate Right with Extend provides the value of the contents of a register shifted right by one place, with the carry flag shifted into bit[31].

RRX can optionally update the condition flags based on the result. In that case, bit[0] is shifted into the carry flag.

**Encodings**

**T1**  \( \text{RRX}(S)\langle c \rangle \ <Rd>,<Rm> \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>S</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>(0)</td>
<td>0</td>
</tr>
<tr>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1'); \]
\[ \text{if BadReg}(d) \quad || \quad \text{BadReg}(m) \quad \text{THEN UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

RRX(S)<c><q>  <Rd>, <Rm>

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rd>  Specifies the destination register.

<Rm>  Specifies the register that contains the operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  (result, carry) = Shift_C(R[m], SRType_RRX, 1, APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
4.6.118 RSB (immediate)

Reverse Subtract (immediate) subtracts a register value from an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

Encodings

**T1**

RSBS <Rd>,<Rn>,#0

Outside IT block.

RSB<<c> <Rd>,<Rn>,#0

Inside IT block.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock();
imm32 = ZeroExtend('0', 32); // Implicit zero immediate

**T2**

RSB(S)<c>.W <Rd>,<Rn>,#<const>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>i</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
</tr>
</tbody>
</table>

d = UInt(Rd); n = UInt(Rn); setflags = (S == '1');
imm32 = ThumbExpandImm(i:imm3:imm8);
if BadReg(d) || BadReg(n) then UNPREDICTABLE;

Architecture versions

**Encoding T1**
All versions of the Thumb instruction set.

**Encoding T2**
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

RSB(S)<c><q>  (<Rd>,)  <Rn>,  #<const>

where:

S If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<const> Specifies the immediate value to be added to the value obtained from <Rn>. The only allowed value for encoding T1 is 0. See Immediate constants on page 4-8 for the range of allowed values for encoding T2.

The pre-UAL syntax RSB<c>S is equivalent to RSBS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(NOT(R[n]), imm32, '1');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
4.6.119  RSB (register)

Reverse Subtract (register) subtracts a register value from an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>d  n  m  setflags</th>
<th>shift_t  shift_n</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 1 1 1 0 S Rn (0) imm3 Rd imm2 type Rm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{setflags} = (S == '1'); \]
\[ (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)}; \]
\[ \text{if BadReg(d)} \ || \ \text{BadReg(n)} \ || \ \text{BadReg(m)} \ \text{THEN UNPREDICTABLE}; \]

**Architecture versions**

**Encoding** T1  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{RSB}(S)<c><q> \quad [<Rd>,] \quad <Rn>, \quad <Rm> \quad (,<shift>)
\]

where:

- **S**: If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**: See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**: Specifies the destination register. If **<Rd>** is omitted, this register is the same as **<Rn>**.

- **<Rn>**: Specifies the register that contains the first operand.

- **<Rm>**: Specifies the register that is optionally shifted and used as the second operand.

- **<shift>**: Specifies the shift to apply to the value read from **<Rm>**. If **<shift>** is omitted, no shift is applied. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

The pre-UAL syntax `RSB<c>S` is equivalent to `RSBS<c>`.

**Operation**

\[
\text{if ConditionPassed() then}
\]

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{shifted = Shift(R[m], shift_t, shift_n, APSR.C);}
\]

\[
\text{(result, carry, overflow) = AddWithCarry(NOT(R[n]), shifted, '1');}
\]

\[
R[d] = result;
\]

\[
\text{if setflags then}
\]

\[
\text{APSR.N = result<31>;}
\]

\[
\text{APSR.Z = IsZeroBit(result);}
\]

\[
\text{APSR.C = carry;}
\]

\[
\text{APSR.V = overflow;}
\]

**Exceptions**

None.
4.6.120 **SADD16**

Signed Add 16 performs two 16-bit signed integer additions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the additions.

**Encodings**

**T1**  
SADD16\(<c>\)  \(<Rd>,<Rn>,<Rm>\)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);\)

if \(\text{BadReg}(d) \quad \text{||} \quad \text{BadReg}(n) \quad \text{||} \quad \text{BadReg}(m)\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SADD16<c><q>  {<Rd>}, <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.
<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>  Specifies the register that contains the first operand.
<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
    sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
    R[d]<15:0>  = sum1<15:0>;
    R[d]<31:16> = sum2<15:0>;
    APSR.GE<1:0> = if sum1 >= 0 then '11' else '00';
    APSR.GE<3:2> = if sum2 >= 0 then '11' else '00';

Exceptions

None.
4.6.121  **SADD8**

Signed Add 8 performs four 8-bit signed integer additions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the additions.

**Encodings**

**T1**  

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]

\[ \text{if BadReg}(d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m) \ \text{then UNPREDICTABLE}; \]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{SADD8}\langle c\rangle\langle q\rangle \ {\langle R_d\rangle,} \ {\langle R_n\rangle,} \ {\langle R_m\rangle}
\]

where:

\(<c><q>\)  See *Standard assembler syntax fields* on page 4-6.

\(<R_d>\)  Specifies the destination register. If \(<R_d>\) is omitted, this register is the same as \(<R_n>\).

\(<R_n>\)  Specifies the register that contains the first operand.

\(<R_m>\)  Specifies the register that contains the second operand.

**Operation**

\[
\text{if ConditionPassed() then}
\]

\[
\begin{align*}
\text{EncodingSpecificOperations();} \\
\text{sum1} &= \text{SInt}(R[n]<7:0>) + \text{SInt}(R[m]<7:0>); \\
\text{sum2} &= \text{SInt}(R[n]<15:8>) + \text{SInt}(R[m]<15:8>); \\
\text{sum3} &= \text{SInt}(R[n]<23:16>) + \text{SInt}(R[m]<23:16>); \\
\text{sum4} &= \text{SInt}(R[n]<31:24>) + \text{SInt}(R[m]<31:24>); \\
R[d]<7:0> &= \text{sum1}<7:0>; \\
R[d]<15:8> &= \text{sum2}<7:0>; \\
R[d]<23:16> &= \text{sum3}<7:0>; \\
R[d]<31:24> &= \text{sum4}<7:0>; \\
\text{APSR.GE}<0> &= \text{if sum1} \geq 0 \text{ then } '1' \text{ else } '0' ; \\
\text{APSR.GE}<1> &= \text{if sum2} \geq 0 \text{ then } '1' \text{ else } '0' ; \\
\text{APSR.GE}<2> &= \text{if sum3} \geq 0 \text{ then } '1' \text{ else } '0' ; \\
\text{APSR.GE}<3> &= \text{if sum4} \geq 0 \text{ then } '1' \text{ else } '0' ;
\end{align*}
\]

**Exceptions**

None.
4.6.122 SASX

Signed Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer addition and one 16-bit subtraction, and writes the results to the destination register. It sets the GE bits in the APSR according to the results.

**Encodings**

**T1** SASX<c> <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>
| 1  | 1  | 1  | 1  | 1  | 0  | 1  | 0  | 1  | 0  | Rn | 1  | 1  | 1  | Rd | 0  | 0  | 0  | 0  | Rm

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{ASX} \langle c \rangle \langle q \rangle (\langle Rd \rangle, \langle Rn \rangle, \langle Rm \rangle) \]

where:

\( \langle c \rangle \langle q \rangle \)
See *Standard assembler syntax fields* on page 4-6.

\( \langle Rd \rangle \)
Specifies the destination register. If \( \langle Rd \rangle \) is omitted, this register is the same as \( \langle Rn \rangle \).

\( \langle Rn \rangle \)
Specifies the register that contains the first operand.

\( \langle Rm \rangle \)
Specifies the register that contains the second operand.

**Operation**

\[
\text{if ConditionPassed() then}
\quad \text{EncodingSpecificOperations();}
\quad \text{diff} = \text{SInt}(\text{R}[n]<15:0>) - \text{SInt}(\text{R}[m]<31:16>);
\quad \text{sum} = \text{SInt}(\text{R}[n]<31:16>) + \text{SInt}(\text{R}[m]<15:0>);
\quad \text{R}[d]<15:0> = \text{diff}<15:0>;
\quad \text{R}[d]<31:16> = \text{sum}<15:0>;
\quad \text{APSR.GE}<1:0> = \text{if } \text{diff} \geq 0 \text{ then '11' else '00'};
\quad \text{APSR.GE}<3:2> = \text{if } \text{sum} \geq 0 \text{ then '11' else '00'};
\]

**Exceptions**

None.
4.6.123  SBC (immediate)

Subtract with Carry (immediate) subtracts an immediate value and the value of NOT(Carry flag) from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**  
SBC(S)<c> <Rd>,<Rn>,#<const>

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>i</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>i</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>Rd</td>
<td>imm8</td>
</tr>
</tbody>
</table>

\(d = \text{UInt(Rd)}; \quad n = \text{UInt(Rn)}; \quad \text{setflags} = (S == '1');\)

\(\text{imm32} = \text{ThumbExpandImm}(i:imm3:imm8);\)

if BadReg(d) || BadReg(n) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{SBC}(S)<c><q> \quad [\text{<Rd>},] \quad \text{<Rn>}, \ #\text{<const>}
\]

where:

- **S**: If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**: See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**: Specifies the destination register. If **<Rd>** is omitted, this register is the same as **<Rn>**.

- **<Rn>**: Specifies the register that contains the first operand.

- **<const>**: Specifies the immediate value to be added to the value obtained from **<Rn>**. See *Immediate constants* on page 4-8 for the range of allowed values.

The pre-UAL syntax **SBC<cb>S** is equivalent to **SBCS<cb>**.

**Operation**

if ConditionPassed() then

    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(R[n], NOT(imm32), APSR.C);
    R[d] = result;

    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

**Exceptions**

None.
4.6.124 **SBC (register)**

Subtract with Carry (register) subtracts an optionally-shifted register value and the value of NOT(Carry flag) from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

\[
\text{SBCS} \quad \text{<Rdn>,<Rm>}
\]

Outside IT block.

\[
\text{SBC<}c\text{>} \quad \text{<Rdn>,<Rm>}
\]

Inside IT block.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[
d = \text{UInt(Rdn)}; \quad n = \text{UInt(Rdn)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = \lnot\text{InITBlock}();
\]

\[
(\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0);
\]

**T2**

\[
\text{SBC(S)<}c\text{>.W} \quad \text{<Rd>,<Rn>,<Rm>{,<shift>}}
\]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>S</td>
<td>Rn</td>
<td>(0)</td>
<td>imm3</td>
<td>Rd</td>
<td>imm2</td>
<td>type</td>
</tr>
</tbody>
</table>

\[
d = \text{UInt(Rd)}; \quad n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = (S == '1');
\]

\[
(\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2)};
\]

if BadReg(d) || BadReg(m) THEN UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set

**Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SBC(S)<c><q>  {<Rd>,} <Rn>, <Rm> {,<shift>}

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not
    update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that is optionally shifted and used as the second operand.

<shift>  Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is
         applied and both encodings are permitted. If <shift> is specified, only encoding T2 is
         permitted. The possible shifts and how they are encoded are described in Constant shifts
         applied to a register on page 4-10.

The pre-UAL syntax SBC<c>S is equivalent to SBCS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], NOT(shifted), APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
4.6.125 **SBFX**

Signed Bit Field Extract extracts any number of adjacent bits at any position from one register, sign extends them to 32 bits, and writes the result to the destination register.

**Encodings**

**T1**  \( \text{SBFX}<c> <Rd>,<Rn>,#<lsb>,#<width> \)

\[
\begin{array}{ccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & \text{Rn} & 0 & \text{imm3} & \text{Rd} & \text{imm2} & (0) & \text{widthm1}
\end{array}
\]

\( d = \text{UInt}(Rd); \) \( n = \text{UInt}(Rn); \)
\( \text{lsbit} = \text{UInt}(\text{imm3}:\text{imm2}); \) \( \text{widthminus1} = \text{UInt}(\text{widthm1}); \)
\( \text{if BadReg}(d) \mid \mid \text{BadReg}(n) \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

**Assembler syntax**

\[ SBFX<c><q> \ <Rd>, \ <Rn>, \ #<lsb>, \ #<width> \]

where:

\(<c><q>\) See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\) Specifies the destination register.

\(<Rn>\) Specifies the register that contains the first operand.

\(<lsb>\) is the bit number of the least significant bit in the bitfield, in the range 0-31. This determines the required value of \(lsbit\).

\(<width>\) is the width of the bitfield, in the range 1 to 32-\(<lsb>\). The required value of \(widthminus1\) is \(<width>-1\).

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   msbit = lsbit + widthminus1;
   if msbit <= 31 then
      \(R[d] = \text{SignExtend}(R[n]<msbit:lsbit>, \ 32)\);
   else
      UNPREDICTABLE;

**Exceptions**

None.
4.6.126  **SDIV**

Signed Divide divides a 32-bit signed integer register value by a 32-bit signed integer register value, and writes the result to the destination register. The condition code flags are not affected.

**Encodings**

**T1**  \( \text{SDIV}<c> \ <Rd>,<Rn>,<Rm> \)

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & Rn & (1)(1)(1)(1) & Rd & 1 & 1 & 1 & Rm
\end{array}
\]

\( d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)
\( \text{if BadReg}(d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m) \text{ then UNPREDICTABLE;} \)

**Architecture versions**

**Encoding T1**  Profile R versions of the Thumb instruction set from ARMv7 onwards.
**Assembler syntax**

`SDIV<c><q> (<Rd>,) <Rn>, <Rm>`

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rd>` Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.
- `<Rn>` Specifies the register that contains the dividend.
- `<Rm>` Specifies the register that contains the divisor.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    if SInt(R[m]) == 0 then
        if IntegerZeroDivideTrappingEnabled() then
            RaiseIntegerZeroDivide();
        else
            result = 0;
        else
            result = RoundTowardsZero(SInt(R[n]) / SInt(R[m]));
    R[d] = result<31:0>;
```

**Exceptions**

Undefined Instruction.

**Notes**

**Overflow** If the signed integer division `0x80000000 / 0xFFFFFFFF` is performed, the pseudo-code produces the intermediate integer result `+2^{31}`, which overflows the 32-bit signed integer range. No indication of this overflow case is produced, and the 32-bit result written to `R[d]` is required to be the bottom 32 bits of the binary representation of `+2^{31}`. So the result of the division is `0x80000000`. 
4.6.127 SEL

Select Bytes selects each byte of its result from either its first operand or its second operand, according to the values of the GE flags.

Encodings

**T1**  \( \text{SEL}<c> <Rd>,<Rn>,<Rm> \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \)

if BadReg\( (d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m) \) then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SEL\(<c><q>\) \{(\<Rd>,),\} \<Rn>, \<Rm>

where:

\(<c><q>\)  See Standard assembler syntax fields on page 4-6.
\(<Rd>\)  Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).
\(<Rn>\)  Specifies the register that contains the first operand.
\(<Rm>\)  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  \(R[d]<7:0> = \text{if } \text{APSR.GE}<0> == '1' \text{ then } R[n]<7:0> \text{ else } R[m]<7:0>;\)
  \(R[d]<15:8> = \text{if } \text{APSR.GE}<1> == '1' \text{ then } R[n]<15:8> \text{ else } R[m]<15:8>;\)
  \(R[d]<23:16> = \text{if } \text{APSR.GE}<2> == '1' \text{ then } R[n]<23:16> \text{ else } R[m]<23:16>;\)
  \(R[d]<31:24> = \text{if } \text{APSR.GE}<3> == '1' \text{ then } R[n]<31:24> \text{ else } R[m]<31:24>;\)

Exceptions

None.
4.6.128 SETEND

SETEND modifies the CPSR E bit, without changing any other bits in the CPSR.

Encodings

**T1**  
SETEND <endian_specifier>  
Not allowed in an IT block

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & E & 0 & 0 & 0
\end{array}
\]

set_bigend = (E == '1');
if InITBlock() then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from v6 onwards.
**Assembler syntax**

`SETEND<q> <endian_specifier>`

where:

`<q>` See *Standard assembler syntax fields* on page 4-6.

`<endian_specifier>`

Is one of:

- **BE** Sets the E bit in the instruction. This sets the CPSR E bit.
- **LE** Clears the E bit in the instruction. This clears the CPSR E bit.

**Operation**

```c
EncodingSpecificOperations();
if set_bigend then
    SetEndianness(Endian_Big);
else
    SetEndianness(Endian_Little);
```

**Exceptions**

None.
4.6.129  SEV

Send Event is a hint instruction. It causes an event to be signaled to all CPUs within the multiprocessor system.

**Encodings**

**T1  SEV<

| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1  | 0  | 1  | 1  | 1  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

// Do nothing

**T2  SEV<.W

| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1  | 1  | 1  | 1  | 0  | 0  | 1  | 1  | 0  | 1  | (1) | (1) | (1) | (1) | 1  | 0  | (0) | (0) | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  |

// Do nothing

**Architecture versions**

**Encodings T1, T2**  All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

SEV<c><q>

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   Hint_SendEvent();

**Exceptions**

None.
4.6.130 SHADD16

Signed Halving Add 16 performs two signed 16-bit integer additions, halves the results, and writes the results to the destination register. It does not affect any flags.

Encodings

**T1**  \textsc{shadd}16\textless c\textgreater  <Rd>,<Rn>,<Rm>

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & \text{Rn} & 1 & 1 & 1 & \text{Rd} & 0 & 0 & 1 & 0 & \text{Rm}
\end{array}
\]

\(d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\)
\(\text{if BadReg}(d) \quad || \quad \text{BadReg}(n) \quad || \quad \text{BadReg}(m) \quad \text{then UNPREDICTABLE;}\)

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SHADD16<c><q>  (<Rd>,)  <Rn>,  <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then

    EncodingSpecificOperations();
    sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
    sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
    R[d]<15:0>  = sum1<16:1>;
    R[d]<31:16> = sum2<16:1>;

Exceptions

None.
4.6.131 SHADD8

Signed Halving Add 8 performs four signed 8-bit integer additions, halves the results, and writes the results to the destination register. It does not affect any flags.

Encodings

T1  SHADD8<c> <Rd>,<Rn>,<Rm>

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & Rn & 1 & 1 & 1 & Rd & 0 & 0 & 1 & 0 & Rm
\end{array}
\]

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\texttt{SHADD8\langle c\rangle\langle q\rangle \{\langle Rd\rangle,\} \langle Rn\rangle, \langle Rm\rangle}

where:

\texttt{\langle c\rangle\langle q\rangle} \quad \text{See \textit{Standard assembler syntax fields} on page 4-6.}

\texttt{\langle Rd\rangle} \quad \text{Specifies the destination register. If} \ \langle Rd\rangle \text{is omitted, this register is the same as} \ \langle Rn\rangle.\n
\texttt{\langle Rn\rangle} \quad \text{Specifies the register that contains the first operand.}\n
\texttt{\langle Rm\rangle} \quad \text{Specifies the register that contains the second operand.}\n
Operation

if ConditionPassed() then

\begin{verbatim}
  EncodingSpecificOperations();
  sum1 = SInt(R[n]<7:0>) + SInt(R[m]<7:0>);
  sum2 = SInt(R[n]<15:8>) + SInt(R[m]<15:8>);
  sum3 = SInt(R[n]<23:16>) + SInt(R[m]<23:16>);
  sum4 = SInt(R[n]<31:24>) + SInt(R[m]<31:24>);
  R[d]<7:0> = sum1<8:1>;
  R[d]<15:8> = sum2<8:1>;
  R[d]<23:16> = sum3<8:1>;
  R[d]<31:24> = sum4<8:1>;
\end{verbatim}

Exceptions

None.
4.6.132 SHASX

Signed Halving Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one signed 16-bit integer addition and one signed 16-bit subtraction, halves the results, and writes the results to the destination register. It does not affect any flags.

Encodings

**T1**  SHASX<

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ \text{if BadReg}(d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m) \text{ then UNPREDICTABLE;} \]

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`SHASX<c><q> {<Rd>,} <Rn>, <Rm>`

where:

- `<c><q>`    See *Standard assembler syntax fields* on page 4-6.
- `<Rd>`      Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.
- `<Rn>`      Specifies the register that contains the first operand.
- `<Rm>`      Specifies the register that contains the second operand.

**Operation**

if `ConditionPassed()` then

```
    EncodingSpecificOperations();
    diff = SInt(R[n]<15:0>) - SInt(R[m]<31:16>);
    sum  = SInt(R[n]<31:16>) + SInt(R[m]<15:0>);
    R[d]<15:0>  = diff<16:1>;
    R[d]<31:16> = sum<16:1>;
```

**Exceptions**

None.
4.6.133 SHSAX

Signed Halving Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one signed 16-bit integer subtraction and one signed 16-bit addition, halves the results, and writes the results to the destination register. It does not affect any flags.

Encodings

**T1**  
SHSAX<$c>$  <Rd>,<Rn>,<Rm>

```
  15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 111110101110 Rn 1111 Rd 0010 Rm
```

$d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);

if BadReg($d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m)$ then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Thumb Instructions**

**Assembler syntax**

```
SHSAX<c><q>  {<Rd>,} <Rn>, <Rm>
```

where:

- `<c><q>`: See *Standard assembler syntax fields* on page 4-6.
- `<Rd>`: Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.
- `<Rn>`: Specifies the register that contains the first operand.
- `<Rm>`: Specifies the register that contains the second operand.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    sum  = SInt(R[n]<15:0>) + SInt(R[m]<31:16>);
    diff = SInt(R[n]<31:16>) - SInt(R[m]<15:0>);
    R[d]<15:0>  = sum<16:1>;
    R[d]<31:16> = diff<16:1>;
```

**Exceptions**

None.
4.6.134 SHSUB16

Signed Halving Subtract 16 performs two signed 16-bit integer subtractions, halves the results, and writes the results to the destination register. It does not affect any flags.

**Encodings**

T1  \text{SHSUB16}<c> \ <Rd>,<Rn>,<Rm>

\begin{array}{|c|c|c|}
\hline
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\
\hline
\end{array}

\begin{align*}
&d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \\
&\text{if BadReg}(d) \mid \mid \text{BadReg}(n) \mid \mid \text{BadReg}(m) \text{ then UNPREDICTABLE;}
\end{align*}

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SHSUB16<c><q>  (<Rd>,)  <Rn>,  <Rm>

where:

<c><q>       See Standard assembler syntax fields on page 4-6.

<Rd>        Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>        Specifies the register that contains the first operand.

<Rm>        Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<15:0>) - SInt(R[m]<15:0>);
    diff2 = SInt(R[n]<31:16>) - SInt(R[m]<31:16>);
    R[d]<15:0>  = diff1<16:1>;
    R[d]<31:16> = diff2<16:1>;

Exceptions

None.
4.6.135 SHSUB8

Signed Halving Subtract 8 performs four signed 8-bit integer subtractions, halves the results, and writes the results to the destination register. It does not affect any flags.

Encodings

**T1**  \( \text{SHSUB8}\langle c \rangle <\text{Rd}>,<\text{Rn}>,<\text{Rm}> \)

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rd</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm}); \)
if BadReg(d) \( \text{||} \) BadReg(n) \( \text{||} \) BadReg(m) then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[
\text{SHSUB8}<c><q> \quad (<Rd>,) \quad <Rn>, \quad <Rm>
\]

where:

\(<c><q>\) \quad \text{See *Standard assembler syntax fields* on page 4-6.}

\(<Rd>\) \quad \text{Specifies the destination register. If } <Rd> \text{ is omitted, this register is the same as } <Rn>.

\(<Rn>\) \quad \text{Specifies the register that contains the first operand.}

\(<Rm>\) \quad \text{Specifies the register that contains the second operand.}

**Operation**

\[
\text{if ConditionPassed() then} \\
\quad \text{EncodingSpecificOperations();} \\
\quad \text{diff1} = \text{SInt}(R[n]<7:0>) - \text{SInt}(R[m]<7:0>); \\
\quad \text{diff2} = \text{SInt}(R[n]<15:8>) - \text{SInt}(R[m]<15:8>); \\
\quad \text{diff3} = \text{SInt}(R[n]<23:16>) - \text{SInt}(R[m]<23:16>); \\
\quad \text{diff4} = \text{SInt}(R[n]<31:24>) - \text{SInt}(R[m]<31:24>); \\
\quad R[d]<7:0> = \text{diff1}<8:1>; \\
\quad R[d]<15:8> = \text{diff2}<8:1>; \\
\quad R[d]<23:16> = \text{diff3}<8:1>; \\
\quad R[d]<31:24> = \text{diff4}<8:1>;
\]

**Exceptions**

None.
4.6.136 SMC (formerly SMI)

Secure Monitor Call causes a Secure Monitor exception.

Encodings

**T1**  
**SMC<‐c> #<imm4>**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>imm4</td>
</tr>
</tbody>
</table>

imm32 = ZeroExtend(imm4, 32);

// imm32 is for assembly/disassembly only and is ignored by hardware
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards, if Security Extensions are implemented.
**Assembler syntax**

SMC<c><q>  #<imm4>

where:

<c><q>    See *Standard assembler syntax fields* on page 4-6.

<imm4>    Is a 4-bit immediate value. This is ignored by the ARM processor. It can be used by the SMI exception handler (secure monitor code) to determine what service is being requested, but this is not recommended.

The pre-UAL syntax SMI<c> is equivalent to SMC<c>.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    CallSecureMonitor();
```

**Exceptions**

None.
4.6.137 SMLABB, SMLABT, SMLATB, SMLATT

Signed Multiply Accumulate (halfwords) performs a signed multiply-accumulate operation. The multiply acts on two signed 16-bit quantities, taken from either the bottom or the top half of their respective source registers. The other halves of these source registers are ignored. The 32-bit product is added to a 32-bit accumulate value and the result is written to the destination register.

If overflow occurs during the addition of the accumulate value, the instruction sets the Q flag in the CPSR. It is not possible for overflow to occur during the multiplication.

**Encodings**

**T1**

SMLA<x><y><c> <Rd>,<Rn>,<Rm>,<Ra>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>1 1 1 1 1 0 0 1</th>
<th>Rn</th>
<th>Ra</th>
<th>Rd</th>
<th>0 0</th>
<th>N</th>
<th>M</th>
<th>Rm</th>
</tr>
</thead>
</table>

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); a = UInt(Ra);
n_high = (N == '1'); m_high = (M == '1');
if a == 15 then SEE SMULBB, SMULBT, SMULTB, SMULTT on page 4-311;
if BadReg(d) || BadReg(n) || BadReg(m) || a == 13 then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\[
\text{SMLA}<x><y><c><q> \quad <Rd>, \ <Rn>, \ <Rm>, \ <Ra>
\]

where:

\(<x>\) Specifies which half of the source register \(<Rn>\) is used as the first multiply operand. If \(<x>\) is \(B\), then the bottom half (bits[15:0]) of \(<Rn>\) is used. If \(<x>\) is \(T\), then the top half (bits[31:16]) of \(<Rn>\) is used.

\(<y>\) Specifies which half of the source register \(<Rm>\) is used as the second multiply operand. If \(<y>\) is \(B\), then the bottom half (bits[15:0]) of \(<Rm>\) is used. If \(<y>\) is \(T\), then the top half (bits[31:16]) of \(<Rm>\) is used.

\(<c><q>\) See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\) Specifies the destination register.

\(<Rn>\) Specifies the register that contains the first operand.

\(<Rm>\) Specifies the register that contains the second operand.

\(<Ra>\) Specifies the register that contains the accumulate value.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand1 = if n_high then R[n]<31:16> else R[n]<15:0>;
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(operand1) * SInt(operand2) + SInt(R[a]);
    \[R[d]\] = result<31:0>;
    if result != SInt(result<31:0>) then // Signed overflow
        APSR.Q = '1';

Exceptions

None.
4.6.138  SMLAD

Signed Multiply Accumulate Dual performs two signed 16 x 16-bit multiplications. It adds the products to a 32-bit accumulate operand.

Optionally, you can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

This instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications.

Encodings

**T1**  
SMLAD(X)<c> <Rd>,<Rn>,<Rm>,<Ra>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>Ra</td>
<td>Rd</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d</td>
<td>n</td>
<td>m</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \]
\[ m\text{\_swap} = (M == '1'); \]
\[ \text{if } a == 15 \text{ then } \text{SEE SMUAD on page 4-309}; \]
\[ \text{if } \text{BadReg}(d) \quad | \quad \text{BadReg}(n) \quad | \quad \text{BadReg}(m) \quad | \quad a == 13 \text{ then UNPREDICTABLE}; \]

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

SMLAD\(\text{x}\)\(\text{c}\)\(\text{q}\)  \(\text{Rd}\), \(\text{Rn}\), \(\text{Rm}\), \(\text{Ra}\)

where:

\(\text{x}\)
- If \(\text{x}\) is present, the multiplications are bottom x top and top x bottom.
- If the \(\text{x}\) is omitted, the multiplications are bottom x bottom and top x top.

\(\text{c}\)\(\text{q}\)
- See *Standard assembler syntax fields* on page 4-6.

\(\text{Rd}\)
- Specifies the destination register.

\(\text{Rn}\)
- Specifies the register that contains the first operand.

\(\text{Rm}\)
- Specifies the register that contains the second operand.

\(\text{Ra}\)
- Specifies the register that contains the accumulate value.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  operand2 = if m_swap then ROR(R[m],16) else R[m];
  product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
  product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
  result = product1 + product2 + SInt(R[a]);
  R[d] = result<31:0>;
  if result != SInt(result<31:0>) then // Signed overflow
    APSR.Q = '1';

**Exceptions**

None.
4.6.139  **SMLAL**

Signed Multiply Accumulate Long multiplies two signed 32-bit values to produce a 64-bit value, and accumulates this with a 64-bit value.

**Encodings**

**T1**  \texttt{SMLAL<c> <RdLo>,<RdHi>,<Rn>,<Rm>}

\[
\begin{array}{cccccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & \text{Rn} & \text{RdLo} & \text{RdHi} & 0 & 0 & 0 & \text{Rm}
\end{array}
\]

\[d\text{Lo} = \text{UInt}(\text{RdLo}); \quad d\text{Hi} = \text{UInt}(\text{RdHi}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\]

if BadReg(d\text{Lo}) || BadReg(d\text{Hi}) || BadReg(n) || BadReg(m) then UNPREDICTABLE;
if d\text{Hi} == d\text{Lo} then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{SMLAL}<c><q> \quad <RdLo>, \quad <RdHi>, \quad <Rn>, \quad <Rm} \]

where:

\(<c><q>\) See *Standard assembler syntax fields* on page 4-6.

\(<RdLo>\) Supplies the lower 32 bits of the accumulate value, and is the destination register for the lower 32 bits of the result.

\(<RdHi>\) Supplies the upper 32 bits of the accumulate value, and is the destination register for the upper 32 bits of the result.

\(<Rn>\) Specifies the register that contains the first operand.

\(<Rm>\) Specifies the register that contains the second operand.

**Operation**

\[
\text{if ConditionPassed() then} \\
\quad \text{EncodingSpecificOperations();} \\
\quad \text{result} = \text{SInt}(R[n]) \times \text{Sint}(R[m]) + \text{SInt}(R[dHi]:R[dLo]) \\
\quad R[dHi] = \text{result}<63:32>; \\
\quad R[dLo] = \text{result}<31:0>;
\]

**Exceptions**

None.
4.6.140  SMLALBB, SMLALBT, SMLALTB, SMLALTT

Signed Multiply Accumulate Long (halfwords) multiplies two signed 16-bit values to produce a 32-bit value, and accumulates this with a 64-bit value. The multiply acts on two signed 16-bit quantities, taken from either the bottom or the top half of their respective source registers. The other halves of these source registers are ignored. The 32-bit product is sign-extended and accumulated with a 64-bit accumulate value.

Overflow is possible during this instruction, but only as a result of the 64-bit addition. This overflow is not detected if it occurs. Instead, the result wraps around modulo $2^{64}$.

**Encodings**

**T1**  
SMLAL<x><y><c> <RdLo>,<RdHi>,<Rn>,<Rm>

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 5 & 1 & 4 & 1 & 3 & 1 & 2 & 1 & 0 \\
\end{array}
\]

\[
\text{dLo} = \text{UInt}(\text{RdLo}); \quad \text{dHi} = \text{UInt}(\text{RdHi}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});
\]

\[
\text{n_high} = (N == '1'); \quad \text{m_high} = (M == '1');
\]

if BadReg(dLo) || BadReg(dHi) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

if dHi == dLo then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

SMLAL<x><y><c><q>  <RdLo>, <RdHi>, <Rn>, <Rm>

where:

<x>  Specifies which half of the source register <Rn> is used as the first multiply operand. If <x> is B, then the bottom half (bits [15:0]) of <Rn> is used. If <x> is T, then the top half (bits [31:16]) of <Rn> is used.

<y>  Specifies which half of the source register <Rm> is used as the second multiply operand. If <y> is B, then the bottom half (bits [15:0]) of <Rm> is used. If <y> is T, then the top half (bits [31:16]) of <Rm> is used.

<c><q>  See Standard assembler syntax fields on page 4-6.

<RdLo>  Supplies the lower 32 bits of the accumulate value, and is the destination register for the lower 32 bits of the result.

<RdHi>  Supplies the upper 32 bits of the accumulate value, and is the destination register for the upper 32 bits of the result.

<Rn>  Specifies the source register whose bottom or top half (selected by <x>) is the first multiply operand.

<Rm>  Specifies the source register whose bottom or top half (selected by <y>) is the second multiply operand.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    operand1 = if n_high then R[n]<31:16> else R[n]<15:0>;
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(operand1) * SInt(operand2) + SInt(R[dHi]:R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;

**Exceptions**

None.
4.6.141 SMLALD

Signed Multiply Accumulate Long Dual performs two signed 16 x 16-bit multiplications. It adds the products to a 64-bit accumulate operand.

Optionally, you can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow is possible during this instruction, but only as a result of the 64-bit addition. This overflow is not detected if it occurs. Instead, the result wraps around modulo \(2^{64}\).

**Encodings**

**T1**

\[
\text{SMLALD}(X) <c> \ <RdLo>, <RdHi>, <Rn>, <Rm>
\]

\[
 \begin{array}{cccccccccccccccc}
 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & Rn & RdLo & RdHi & 1 & 1 & 0 & M & Rm \\
\end{array}
\]

\[
\text{dLo} = \text{UInt}(RdLo); \quad \text{dHi} = \text{UInt}(RdHi); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
\]

\[
\text{m\_swap} = (M == '1');
\]

\[
\text{if BadReg(dLo)} \quad \text{| | BadReg(dHi)} \quad \text{| | BadReg(n)} \quad \text{| | BadReg(m)} \quad \text{then UNPREDICTABLE;}
\]

\[
\text{if dHi == dLo} \quad \text{then UNPREDICTABLE;}
\]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMLALD(X)<c><q>  <RdLo>,  <RdHi>,  <Rn>,  <Rm>

where:

X        If X is present, the multiplications are bottom x top and top x bottom.
         If the X is omitted, the multiplications are bottom x bottom and top x top.

<c><q>  See Standard assembler syntax fields on page 4-6.

<RdLo>  Supplies the lower 32 bits of the accumulate value, and is the destination register for the
         lower 32 bits of the result.

<RdHi>  Supplies the upper 32 bits of the accumulate value, and is the destination register for the
         upper 32 bits of the result.

<Rn>     Specifies the register that contains the first operand.

<Rm>     Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   operand2 = if m_swap then ROR(R[m],16) else R[m];
   product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
   product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
   result = product1 + product2 + SInt(R[dHi]:R[dLo]);
   R[dHi] = result<63:32>;
   R[dLo] = result<31:0>;

Exceptions

None.
4.6.142 SMLAWB, SMLAWT

Signed Multiply Accumulate (word by halfword) performs a signed multiply-accumulate operation. The multiply acts on a signed 32-bit quantity and a signed 16-bit quantity. The signed 16-bit quantity is taken from either the bottom or the top half of its source register. The other half of the second source register is ignored. The top 32 bits of the 48-bit product are added to a 32-bit accumulate value and the result is written to the destination register. The bottom 16 bits of the 48-bit product are ignored.

If overflow occurs during the addition of the accumulate value, the instruction sets the Q flag in the CPSR. No overflow can occur during the multiplication.

Encodings

**T1**  
\[ SMLAW<y><c> <Rd>,<Rn>,<Rm>,<Ra> \]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rn</td>
<td>Ra</td>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>M</td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \)
\( m_{\text{high}} = (M == '1'); \)
if \( a == 15 \) then SEE \textit{SMULWB, SMULWT} on page 4-315;
if BadReg(d) || BadReg(n) || BadReg(m) || a == 13 then UNPREDICTABLE;

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMLAW<y><c><q>  <Rd>, <Rn>, <Rm>, <Ra>

where:

<y> Specifies which half of the source register <Rm> is used as the second multiply operand. If <y> is B, then the bottom half (bits[15:0]) of <Rm> is used. If <y> is T, then the top half (bits[31:16]) of <Rm> is used.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

<Ra> Specifies the register that contains the accumulate value.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(R[n]) * SInt(operand2) + (SInt(R[a]) << 16);
    R[d] = result<47:16>;
    if (result >> 16) != SInt(R[d]) then  // Signed overflow
        APSR.Q = '1';

Exceptions

None.
4.6.143 SMLSD

Signed Multiply Subtract Dual performs two signed 16 x 16-bit multiplications. It adds the difference of the products to a 32-bit accumulate operand.

Optionally, you can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

This instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

Encodings

T1  

| 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|
|    | 1  | 1  | 1  | 1  | 0  | 1  | 0  | 0  |  |  |  |  |  |  |  |

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra);\]
\[m_{\text{swap}} = (M == '1');\]
if \(a == 15\) then SEE SMUSD on page 4-317;
if BadReg(d) || BadReg(n) || BadReg(m) || a == 13 then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMLSD(X)<c><q>  <Rd>, <Rn>, <Rm>, <Ra>

where:

X If X is present, the multiplications are bottom x top and top x bottom.
If the X is omitted, the multiplications are bottom x bottom and top x top.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

<Ra> Specifies the register that contains the accumulate value.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_swap then ROR(R[m],16) else R[m];
    product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
    product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
    result = product1 - product2 + SInt(R[a]);
    R[d] = result<31:0>;
    if result != SInt(result<31:0>) then // Signed overflow
        APSR.Q = '1';

Exceptions

None.
4.6.144 SMLSLD

Signed Multiply Subtract Long Dual performs two signed 16 x 16-bit multiplications. It adds the difference of the products to a 64-bit accumulate operand.

Optionally, you can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow is possible during this instruction, but only as a result of the 64-bit addition. This overflow is not detected if it occurs. Instead, the result wraps around modulo $2^{64}$.

**Encodings**

**T1**  
SMLSLD(X)<c> <RdLo>,<RdHi>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>dLo</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>RdLo</td>
<td>RdHi</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>M</td>
</tr>
</tbody>
</table>

$dLo = \text{UInt}(\text{RdLo});$  
$dHi = \text{UInt}(\text{RdHi});$  
$n = \text{UInt}(\text{Rn});$  
$m = \text{UInt}(\text{Rm});$

$m\_swap = (M == '1');$

if BadReg(dLo) || BadReg(dHi) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

if dHi == dLo then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMLSLD{X}<c><q>  <RdLo>, <RdHi>, <Rn>, <Rm>

where:

X  If X is present, the multiplications are bottom x top and top x bottom.  If the X is omitted, the multiplications are bottom x bottom and top x top.

<c><q>  See Standard assembler syntax fields on page 4-6.

<RdLo>  Supplies the lower 32 bits of the accumulate value, and is the destination register for the lower 32 bits of the result.

<RdHi>  Supplies the upper 32 bits of the accumulate value, and is the destination register for the upper 32 bits of the result.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_swap then ROR(R[m],16) else R[m];
    product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
    product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
    result = product1 - product2 + SInt(R[dHi]:R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;

Exceptions

None.
4.6.145 SMMLA

Signed Most Significant Word Multiply Accumulate multiplies two signed 32-bit values, extracts the most significant 32 bits of the result, and adds an accumulate value.

Optionally, you can specify that the result is rounded instead of being truncated. In this case, the constant 0x80000000 is added to the product before the high word is extracted.

Encodings

T1  SMMLA(R)<c> <Rd>,<Rn>,<Rm>,<Ra>

| 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 | 1 1 1 1 0 1 0 | Rn | Ra | Rd | 0 0 0 | R | Rm |

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad a = \text{UInt}(Ra); \]
\[ \text{round} = (R == '1'); \]
\[ \text{if } a == 15 \text{ then SEE SMMUL on page 4-307; } \]
\[ \text{if } \text{BadReg}(d) || \text{BadReg}(n) || \text{BadReg}(m) \quad | \quad a == 13 \text{ then UNPREDICTABLE;} \]

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{SMMLA}(R)<c><q> \ <Rd>, \ <Rn>, \ <Rm>, \ <Ra> \]

where:

- **R**
  - If R is present, the multiplication is rounded.
  - If the R is omitted, the multiplication is truncated.

- **<c><q>**
  - See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**
  - Specifies the destination register.

- **<Rn>**
  - Specifies the register that contains the first multiply operand.

- **<Rm>**
  - Specifies the register that contains the second multiply operand.

- **<Ra>**
  - Specifies the register that contains the accumulate value.

**Operation**

\[
\text{if ConditionPassed() then}
\]
\[
\quad \text{EncodingSpecificOperations();}
\]
\[
\quad \text{result} = (\text{SInt}(R[a]) \ll 16) + \text{SInt}(R[n]) \times \text{SInt}(R[m]);
\]
\[
\quad \text{if round then result} = \text{result} + 0x80000000;
\]
\[
\quad R[d] = \text{result}\langle63:32\rangle;
\]

**Exceptions**

None.
4.6.146 SMMLS

Signed Most Significant Word Multiply Subtract multiplies two signed 32-bit values, extracts the most significant 32 bits of the result, and subtracts it from an accumulate value.

Optionally, you can specify that the result is rounded instead of being truncated. In this case, the constant $0x80000000$ is added to the product before the high word is extracted.

**Encodings**

**T1**

```
SMMLS(R)<c> <Rd>,<Rn>,<Rm>,<Ra>
```

```
1  1  1  1  1  0  1  1  0  1  1  0  Rn  Ra  Rd  0  0  0  R  Rm
```

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  a = UInt(Ra);
round = (R == '1');
if BadReg(d) || BadReg(n) || BadReg(m) || BadReg(a) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMMLS(R)<c><q>  <Rd>, <Rn>, <Rm>, <Ra>

where:

R If R is present, the multiplication is rounded.
    If the R is omitted, the multiplication is truncated.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rn> Specifies the register that contains the first multiply operand.

<Rm> Specifies the register that contains the second multiply operand.

<Ra> Specifies the register that contains the accumulate value.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  result = (SInt(R[a]) << 16) - SInt(R[n]) * SInt(R[m]);
  if round then result = result + 0x80000000;
  R[d] = result<63:32>;

Exceptions

None.
4.6.147  **SMMUL**

Signed Most Significant Word Multiply multiplies two signed 32-bit values, extracts the most significant 32 bits of the result, and writes those bits to the destination register.

Optionally, you can specify that the result is rounded instead of being truncated. In this case, the constant \(0x80000000\) is added to the product before the high word is extracted.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Encoding</th>
<th>(\text{SMMUL(R)c}&lt;\text{Rd}&gt;,&lt;\text{Rn}&gt;,&lt;\text{Rm}&gt;)</th>
</tr>
</thead>
</table>
| **T1**   |          | \begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
| 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 | Rn | 1 & 1 & 1 | Rd | 0 & 0 & 0 | R | Rm |
\end{array} |

\[ d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \]
\[ \text{round} = (R == '1'); \]
\[ \text{if BadReg}(d) \quad \text{||} \quad \text{BadReg}(n) \quad \text{||} \quad \text{BadReg}(m) \quad \text{then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`SMMUL(R)<c><q> {<Rd>,} <Rn>, <Rm>`

where:

- **R**  
  - If R is present, the multiplication is rounded.  
  - If the R is omitted, the multiplication is truncated.

- **<c><q>**  
  - See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**  
  - Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.

- **<Rn>**  
  - Specifies the register that contains the first operand.

- **<Rm>**  
  - Specifies the register that contains the second operand.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    result = SInt(R[n]) * SInt(R[m]);
    if round then result = result + 0x80000000;
    R[d] = result<63:32>;
```

**Exceptions**

None.
4.6.148 SMUAD

Signed Dual Multiply Add performs two signed 16 x 16-bit multiplications. It adds the products together, and writes the result to the destination register.

Optionally, you can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

This instruction sets the Q flag if the addition overflows. The multiplications cannot overflow.

Encodings

**T1**  \( \text{SMUAD} \langle X \rangle <c> <Rd>,<Rn>,<Rm> \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \)
\( m_{\text{swap}} = (M == '1'); \)
\( \text{if BadReg}(d) \quad | \quad \text{BadReg}(n) \quad | \quad \text{BadReg}(m) \quad \text{then UNPREDICTABLE;} \)

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

\[ \text{SMUAD}(x)<c><q>\ (\text{<Rd>},) \text{ <Rn>}, \text{ <Rm>} \]

where:

- **X**
  - If X is present, the multiplications are bottom x top and top x bottom.
  - If the X is omitted, the multiplications are bottom x bottom and top x top.

- **<c><q>**
  - See *Standard assembler syntax fields* on page 4-6.

- **<Rd>**
  - Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

- **<Rn>**
  - Specifies the register that contains the first operand.

- **<Rm>**
  - Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  operand2 = if m_swap then ROR(R[m],16) else R[m];
  product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
  product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
  result = product1 + product2;
  R[d] = result<31:0>;
  if result != SInt(result<31:0>) then // Signed overflow
    APSR.Q = '1';

**Exceptions**

None.
4.6.149 SMULBB, SMULBT, SMULTB, SMULTT

Signed Multiply (halfwords) multiplies two signed 16-bit quantities, taken from either the bottom or the top half of their respective source registers. The other halves of these source registers are ignored. The 32-bit product is written to the destination register. No overflow is possible during this instruction.

**Encodings**

T1  SMUL<x><y><c> <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ n_{\text{high}} = (N == '1'); \ m_{\text{high}} = (M == '1'); \]
\[ \text{if BadReg}(d) \quad \text{||} \quad \text{BadReg}(n) \quad \text{||} \quad \text{BadReg}(m) \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMUL<x><y><c><q>  {<Rd>,} <Rn>, <Rm>

where:

<x> Specifies which half of the source register <Rn> is used as the first multiply operand. If <x> is B, then the bottom half (bits[15:0]) of <Rn> is used. If <x> is T, then the top half (bits[31:16]) of <Rn> is used.

<y> Specifies which half of the source register <Rm> is used as the second multiply operand. If <y> is B, then the bottom half (bits[15:0]) of <Rm> is used. If <y> is T, then the top half (bits[31:16]) of <Rm> is used.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand1 = if n_high then R[n]<31:16> else R[n]<15:0>;
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    result = SInt(operand1) * SInt(operand2);
    R[d] = result<31:0>;
    // Signed overflow cannot occur

Exceptions

None.
4.6.150 SMULL

Signed Multiply Long multiplies two 32-bit signed values to produce a 64-bit result.

**Encodings**

**T1**  

\[
\text{SMULL}<c> \text{ RdLo, RdHi, Rn, Rm}
\]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>RdLo</td>
<td>RdHi</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

dLo = UInt(RdLo);  
dHi = UInt(RdHi);  
n = UInt(Rn);  
m = UInt(Rm);  
if BadReg(dLo) || BadReg(dHi) || BadReg(n) || BadReg(m) then UNPREDICTABLE;  
if dHi == dLo then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`SMULL<c><q>  <RdLo>, <RdHi>, <Rn>, <Rm>`

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<RdLo>` Stores the lower 32 bits of the result.
- `<RdHi>` Stores the upper 32 bits of the result.
- `<Rn>` Specifies the register that contains the first operand.
- `<Rm>` Specifies the register that contains the second operand.

**Operation**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    result = SInt(R[n]) * SInt(R[m]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;
```

**Exceptions**

None.
### 4.6.151 SMULWB, SMULWT

Signed Multiply (word by halfword) multiplies a signed 32-bit quantity and a signed 16-bit quantity. The signed 16-bit quantity is taken from either the bottom or the top half of its source register. The other half of the second source register is ignored. The top 32 bits of the 48-bit product are written to the destination register. The bottom 16 bits of the 48-bit product are ignored. No overflow is possible during this instruction.

#### Encodings

**T1**

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & Rn & 1 & 1 & 1 & Rd & 0 & 0 & 0 & M & Rm
\end{array}
\]

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad m_{\text{high}} = (M == '1');\]

\[\text{if BadReg}(d) \quad || \quad \text{BadReg}(n) \quad || \quad \text{BadReg}(m) \quad \text{then UNPREDICTABLE};\]

#### Architecture versions

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

Assembler syntax

SMULW<y><c><q>  {<Rd>,} <Rn>, <Rm>

where:

<y> Specifies which half of the source register <Rm> is used as the second multiply operand. If <y> is B, then the bottom half (bits[15:0]) of <Rm> is used. If <y> is T, then the top half (bits[31:16]) of <Rm> is used.

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_high then R[m]<31:16> else R[m]<15:0>;
    product = SInt(R[n]) * SInt(operand2);
    R[d] = product<47:16>;
    // Signed overflow cannot occur

Exceptions

None.
4.6.152 SMUSD

Signed Dual Multiply Subtract performs two signed 16 x 16-bit multiplications. It subtracts one of the products from the other, and writes the result to the destination register.

Optionally, you can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow cannot occur.

**Encodings**

**T1** \( \text{SMUSD}(X)<< <\text{Rd}>,<\text{Rn}>,<\text{Rm}> \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
<td>0</td>
<td>M</td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ m = \text{UInt}(\text{Rm}); \)
\( m\_\text{swap} = (M == '1'); \)
\( \text{if BadReg}(d) \ | \ | \text{BadReg}(n) \ | \ | \text{BadReg}(m) \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SMUSD(X)<c><q>  {<Rd>,} <Rn>, <Rm>

where:

X  If X is present, the multiplications are bottom x top and top x bottom.
    If the X is omitted, the multiplications are bottom x bottom and top x top.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand2 = if m_swap then ROR(R[m],16) else R[m];
    product1 = SInt(R[n]<15:0>) * SInt(operand2<15:0>);
    product2 = SInt(R[n]<31:16>) * SInt(operand2<31:16>);
    result = product1 - product2;
    R[d] = result<31:0>;
    // Signed overflow cannot occur

Exceptions

None.
4.6.153  SRS

Store Return State stores the R14 and SPSR of the current mode to the word at the specified address and the following word respectively. The address is determined from the banked version of R13 belonging to a specified mode. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encodings**

**T1**  
\[ \text{SRSDB}<c> \ #<R13\text{-}mode>{{{}(!}} \]

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & W & 0 & (1)(1) & (0) & (1) & (1) & (1) & (0)(0)(0)(0)(0)(0)(0)(0)(0) & \text{mode} \\
\end{array}
\]

\text{mode} = \text{UInt}(\text{mode}); \quad \text{wback} = (W == '1'); \quad \text{increment} = \text{FALSE};

**T2**  
\[ \text{SRS(IA)}<c> \ #<R13\text{-}mode>{{{}(!}} \]

\[
\begin{array}{cccccccccccccccccccc}
1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & W & 0 & (1)(1) & (0) & (1) & (1) & (1) & (0)(0)(0)(0)(0)(0)(0)(0) & \text{mode} \\
\end{array}
\]

\text{mode} = \text{UInt}(\text{mode}); \quad \text{wback} = (W == '1'); \quad \text{increment} = \text{TRUE};

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Thumb Instructions**

### Assembler syntax

SRS(IA|DB)<c><q>  #<R13_mode>{!}

where:

- **<c><q>**  
  See *Standard assembler syntax fields* on page 4-6.

- **IA**  
  Means Increment After. The memory address is incremented after each load operation. This is the default. For this instruction, EA, meaning Empty Ascending, is equivalent to IA.

- **DB**  
  Means Decrement Before. The memory address is decremented before each load operation. For this instruction, FD, meaning Full Descending, is equivalent to DB.

- **<R13_mode>**  
  Specifies the number of the mode whose banked register is used as the base register. The mode number is the 5-bit encoding of the chosen mode in a PSR, as described in the *ARM Architecture Reference Manual*.

- **!**  
  Causes the instruction to write a modified value back to the base register. If ! is omitted, the instruction does not change the base register.

### Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  if !CurrentModeHasSPSR() then
    UNPREDICTABLE;
  else
    base = Rmode[13,mode_no];
    address = if increment then base else base-8;
    wbvalue = if increment then base+8 else base-8;
    if wback then Rmode[13,mode_no] = wbvalue;
    MemA[address,4]   = LR;
    MemA[address+4,4] = SPSR;

### Exceptions

Data Abort.
4.6.154 SSAT

Signed Saturate saturates an optionally-shifted signed value to a selectable signed range.

The Q flag is set if the operation saturates.

Encodings

T1 SSAT<c> <Rd>,#<imm>,<Rn>{,<shift>}

<table>
<thead>
<tr>
<th>d</th>
<th>n</th>
<th>saturate_to = UInt(sat_imm)+1;</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>if sh == 1 &amp;&amp; imm3:imm2 == '00000' then SEE SSAT16 on page 4-323;</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>(shift_t, shift_n) = DecodeImmShift(sh:'0', imm3:imm2);</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>if BadReg(d)</td>
</tr>
</tbody>
</table>

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

SSAT<c><q> <Rd>, #<imm>, <Rn> {,<shift>}

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register.

<imm> Specifies the bit position for saturation, in the range 1 to 32.

<Rn> Specifies the register that contains the value to be saturated.

<shift> Specifies the optional shift. If present, it must be one of:

- **LSL #N**  \( N \) must be in the range 0 to 31.
- **ASR #N**  \( N \) must be in the range 1 to 31.

If <shift> is omitted, LSL #0 is used.

**Operation**

if ConditionPassed() then

    EncodingSpecificOperations();
    operand = Shift(R[n], shift_t, shift_n, APSR.C);  // APSR.C ignored
    (result, sat) = SignedSatQ(SInt(operand), saturate_to);
    R[d] = SignExtend(result, 32);
    if sat then
        APSR.Q = '1';

**Exceptions**

None.
4.6.155 **SSAT16**

Signed Saturate 16 saturates two signed 16-bit values to a selected signed range.

The Q flag is set if the operation saturates.

**Encodings**

**T1**  
\[
\text{SSAT16}<c> <Rd>,#<imm>,<Rn>
\]

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>(0)</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>Rn</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>Rd</th>
<th>0</th>
<th>0</th>
<th>(0)(0)</th>
<th>sat_imm</th>
</tr>
</thead>
</table>

\[d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{saturate_to} = \text{UInt}(\text{sat_imm})+1;\]

\[\text{if BadReg}(d) \lor \text{BadReg}(n) \text{ then UNPREDICTABLE;}\]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

SSAT16<c><q>  <Rd>, #<imm>, <Rn>

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rd>` Specifies the destination register.
- `<imm>` Specifies the bit position for saturation, in the range 1 to 16.
- `<Rn>` Specifies the register that contains the values to be saturated.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (result1, sat1) = SignedSatQ(SInt(R[n]<15:0>), saturate_to);
    (result2, sat2) = SignedSatQ(SInt(R[n]<31:16>), saturate_to);
    R[d]<15:0> = SignExtend(result1, 16);
    R[d]<31:16> = SignExtend(result2, 16);
    if sat1 || sat2 then
        APSR.Q = '1';

**Exceptions**

None.
4.6.156 SSAX

Signed Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one 16-bit integer subtraction and one 16-bit addition, and writes the results to the destination register. It sets the GE bits in the APSR according to the results.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>SSAX&lt;c&gt; &lt;Rd&gt;,&lt;Rn&gt;,&lt;Rm&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>1 1 1 1 1 0 1 0 1 1 1 0</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ \text{if BadReg}(d) \ | \ | \text{BadReg}(n) \ | \ | \text{BadReg}(m) \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

Assembler syntax

\texttt{SSAX<\textless\texttt{c}\textgreater<\textless\texttt{q}\textgreater> \{<\texttt{Rd}>,\} <\texttt{Rn}>}, <\texttt{Rm}>

where:

\texttt{<\textless\texttt{c}\textgreater<\textless\texttt{q}\textgreater>} \quad \text{See Standard assembler syntax fields on page 4-6.}

\texttt{<\texttt{Rd}>} \quad \text{Specifies the destination register. If <\texttt{Rd}> is omitted, this register is the same as <\texttt{Rn}>.}

\texttt{<\texttt{Rn}>} \quad \text{Specifies the register that contains the first operand.}

\texttt{<\texttt{Rm}>} \quad \text{Specifies the register that contains the second operand.}

Operation

\texttt{if ConditionPassed() then}
\begin{itemize}
  \item \texttt{EncodingSpecificOperations();}
  \item \texttt{sum} = \texttt{SInt(R[n]<15:0>)} + \texttt{SInt(R[m]<31:16>)};
  \item \texttt{diff} = \texttt{SInt(R[n]<31:16>)} - \texttt{SInt(R[m]<15:0>)};
  \item \texttt{R[d]<15:0>} = \texttt{sum<15:0>};
  \item \texttt{R[d]<31:16>} = \texttt{diff<15:0>};
  \item \texttt{APSR.GE<1:0>} = \texttt{if sum} >= 0 \texttt{then} '11' \texttt{else} '00';
  \item \texttt{APSR.GE<3:2>} = \texttt{if diff} >= 0 \texttt{then} '11' \texttt{else} '00';
\end{itemize}

Exceptions

None.
4.6.157  SSUB16

Signed Subtract 16 performs two 16-bit signed integer subtractions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the subtractions.

**Encodings**

**T1**  \( \text{SSUB16}<c> <Rd>,<Rn>,<Rm> \)

| 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|
| 1  | 1  | 1  | 1  | 0  | 1  | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | 0  | Rm |

\( d = \text{UInt}(Rd) \);  \( n = \text{UInt}(Rn) \);  \( m = \text{UInt}(Rm) \);
if BadReg\((d) \) || BadReg\((n) \) || BadReg\((m) \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SSUB16<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>       See Standard assembler syntax fields on page 4-6.
<Rd>          Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>          Specifies the register that contains the first operand.
<Rm>          Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = SInt(R[n]<15:0>) - SInt(R[m]<15:0>);
    diff2 = SInt(R[n]<31:16>) - SInt(R[m]<31:16>);
    R[d]<15:0>  = diff1<15:0>;
    R[d]<31:16> = diff2<15:0>;
    APSR.GE<1:0> = if diff1 >= 0 then '11' else '00';
    APSR.GE<3:2> = if diff2 >= 0 then '11' else '00';

Exceptions

None.
4.6.158  **SSUB8**

Signed Subtract 8 performs four 8-bit signed integer subtractions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the subtractions.

**Encodings**

**T1**  
SSUB8<
\(c\)\>  <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);\)
\nif BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

SSUB8\(<c><q>\)  \{<Rd>\},  <Rn>,  <Rm>

where:

\(<c><q>\)  See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\)  Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

\(<Rn>\)  Specifies the register that contains the first operand.

\(<Rm>\)  Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  \(\text{diff1} = \text{SInt}(R[n]<7:0>) - \text{SInt}(R[m]<7:0>)\);
  \(\text{diff2} = \text{SInt}(R[n]<15:8>) - \text{SInt}(R[m]<15:8>)\);
  \(\text{diff3} = \text{SInt}(R[n]<23:16>) - \text{SInt}(R[m]<23:16>)\);
  \(\text{diff4} = \text{SInt}(R[n]<31:24>) - \text{SInt}(R[m]<31:24>)\);
  \(R[d]<7:0> = \text{diff1}<7:0>\);
  \(R[d]<15:8> = \text{diff2}<7:0>\);
  \(R[d]<23:16> = \text{diff3}<7:0>\);
  \(R[d]<31:24> = \text{diff4}<7:0>\);
  \(\text{APSR.GE}<0> = \text{if diff1} \geq 0 \text{ then '1' else '0'}\);
  \(\text{APSR.GE}<1> = \text{if diff2} \geq 0 \text{ then '1' else '0'}\);
  \(\text{APSR.GE}<2> = \text{if diff3} \geq 0 \text{ then '1' else '0'}\);
  \(\text{APSR.GE}<3> = \text{if diff4} \geq 0 \text{ then '1' else '0'}\);

**Exceptions**

None.
4.6.159 STC, STC2

Store Coprocessor stores data from a coprocessor to a sequence of consecutive memory addresses.

If no coprocessor can execute the instruction, an Undefined Instruction exception is generated.

Encoding

**T1**

\[
\text{STC}(2\{L\} <c> \text{<coproc>}, \text{<CRd>}, [\text{<Rn>}, \#+/-<imm8>]}
\]

\[
\text{STC}(2\{L\} <c> \text{<coproc>}, \text{<CRd>}, [\text{<Rn>}, \#+/-<imm8>}
\]

\[
\text{STC}(2\{L\} <c> \text{<coproc>}, \text{<CRd>}, [\text{<Rn>}, \#+/-<imm8>]}\!
\]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>P</td>
<td>U</td>
<td>N</td>
<td>W</td>
<td>0</td>
<td>Rn</td>
<td>CRd</td>
<td>coproc</td>
<td>imm8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[
n = \text{UInt}(\text{Rn}); \ cp = \text{UInt}(\text{coproc}); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32);
\]

\[
opc1 = \text{N}; \ opc0 = \text{C}; \ // \text{STC if C == '0', STC2 if C == '1'}
\]

\[
\text{index} = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (W == '1');
\]

\[
\text{if P == '0' && U == '0' && N == '0' && W == '0' then UNDEFINED;}
\]

\[
\text{if P == '0' && U == '0' && N == '1' && W == '0' then}
\]

\[
\text{SEE MCRR, MCRR2 on page 4-160;}
\]

\[
\text{if n == 15 && wback then UNPREDICTABLE;}
\]

Architecture versions

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

STC(2){<L}c<q> <coproc>,<CRd>,[<Rn>{,#+/-<imm>}]}  index==TRUE, wback==FALSE
STC(2){<L}c<q> <coproc>,<CRd>,[<Rn>,#/+/-<imm>}]}  index==TRUE, wback==TRUE
STC(2){<L}c<q> <coproc>,<CRd>,[<Rn]],[#/+/-<imm]}  index==FALSE, wback==TRUE

where:

2  If specified, selects the C == 1 form of the encoding. If omitted, selects the C == 0 form.
L  If specified, selects the N == 1 form of the encoding. If omitted, selects the N == 0 form.
<c><q> See Standard assembler syntax fields on page 4-6.
<coproc> Specifies the name of the coprocessor. The standard generic coprocessor names are p0, p1, ..., p15.
<CRd> Specifies the coprocessor source register.
<Rn> Specifies the base register. This register is allowed to be the SP.
+/- Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #−0.
<imm> Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax STC<c>L is equivalent to STCL<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if !Coproc_Accepted(cp, ThisInstr()) then
        RaiseCoprocessorException();
    else
        offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
        address = if index then offset_addr else R[n];
        if wback then R[n] = offset_addr;
        repeat
            value = Coproc_GetWordToStore(cp, ThisInstr());
            MemA[address,4] = value;
            address = address + 4;
        until Coproc_DoneStoring(cp, ThisInstr());

Exceptions

Undefined Instruction, Data Abort.
4.6.160 STMDB / STMFD

Store Multiple Decrement Before (Store Multiple Full Descending) stores multiple registers to sequential memory locations using an address from a base register. The sequential memory locations end just below this address, and the address of the first of those locations can optionally be written back to the base register.

**Encoding**

**T1**  
STMDB<
<Rn>{(!),<registers>

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 0 1 0 0 1 0 0 W 0 Rn (0) M (0) register_list
```

n = UInt(Rn); registers = '0':M:'0':register_list; wback = (W == '1');
if n == 13 && wback then SEE PUSH on page 4-211;
if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

STMDB<c><q> <Rn>{!}, <registers>

where:

<c><q>  
See Standard assembler syntax fields on page 4-6.

<Rn>  
Specifies the base register. This register is allowed to be the SP. If it is the SP and ! is specified, it is treated as described in PUSH on page 4-211.

!  
Sets the W bit to 1, causing the instruction to write a modified value back to <Rn>. If ! is omitted, the instruction does not change <Rn>.

<registers>  

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be stored. The registers are stored with the lowest-numbered register to the lowest memory address, through to the highest-numbered register to the highest memory address.

Encoding T1 does not support a list containing only one register. If an STMDB instruction with just one register <Rt> in the list is assembled to Thumb, it is assembled to the equivalent STR<c><q> <Rt>, [<Rn>, #-4]{!} instruction.

The SP and PC cannot be in the list.

STMFD is a synonym for STMDB, referring to its use for pushing data onto Full Descending stacks.

The pre-UAL sytaxes STM<c>DB and STM<c>FD are equivalent to STMDB<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    originalRn = R[n];
    address = R[n] - 4*BitCount(registers);
    if wback then R[n] = R[n] + 4*BitCount(registers);
    for i = 0 to 14
        if registers<i> == '1' then
            if i == n && wback then
                if i == LowestSetBit(registers) then
                    MemA[address,4] = originalRn;
                else
                    MemA[address,4] = bits(32) UNKNOWN;
                else
                    MemA[address,4] = R[i];
            address = address + 4;
            assert address == originalRn;

Exceptions

Data Abort.
4.6.161 STMIA / STMEA

Store Multiple Increment After (Store Multiple Empty Ascending) stores multiple registers to consecutive memory locations using an address from a base register. The sequential memory locations start at this address, and the address just above the last of those locations can optionally be written back to the base register.

Encoding

**T1**  STMIA<c> <Rn>!,<registers>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 0 0</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  registers = '00000000':register_list;  wback = TRUE;
if BitCount(registers) < 1 then UNPREDICTABLE;

**T2**  STMIA<c>.W <Rn>{!},<registers>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 1 0</td>
<td>W</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  registers = '0':M:'0':register_list;  wback = (W == '1');
if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set.

**Encoding T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

STMIA<c><q>  <Rn>{!}, <registers>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rn>  Specifies the base register. This register is allowed to be the SP.

!  Causes the instruction to write a modified value back to <Rn>. If ! is omitted, the instruction does not change <Rn>.

<registers>

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be stored. The registers are stored with the lowest-numbered register to the lowest memory address, through to the highest-numbered register to the highest memory address.

Encoding T2 does not support a list containing only one register. If an STMIA instruction with just one register <Rt> in the list is assembled to Thumb and encoding T1 is not available, it is assembled to the equivalent STR<c><q> <Rt>, [<Rn>]{,#-4} instruction.

The SP and PC cannot be in the list.

STMEA is a synonym for STMIA, referring to its use for pushing data onto Empty Ascending stacks.

The pre-UAL syntaxes STM<c>IA and STM<c>EA are equivalent to STMIA<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    originalRn = R[n];
    address = R[n];
    if wback then R[n] = R[n] + 4*BitCount(registers);
    for i = 0 to 14
        if registers<i> == '1' then
            if i == n && wback then
                if i == LowestSetBit(registers) then
                    MemA[address,4] = originalRn;
                else
                    MemA[address,4] = bits(32) UNKNOWN;
            else
                MemA[address,4] = R[i];
            address = address + 4;
            assert address == originalRn + 4*BitCount(registers);

Exceptions

Data Abort.
4.6.162 STR (immediate)

Store Register (immediate) calculates an address from a base register value and an immediate offset, and stores a word from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  STR<c> <Rt>,[<Rn>,#<imm>]

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 1 & 1 & 0 & 0 & \text{imm5} & \text{Rn} & \text{Rt} \\
\end{array}
\]

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm5}:'00', 32);\]
\[\text{index} = \text{TRUE}; \ \text{add} = \text{TRUE}; \ \text{wback} = \text{FALSE};\]

T2  STR<c> <Rt>,[SP,#<imm>]

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 0 & 1 & 0 & \text{Rt} & \text{imm8} \\
\end{array}
\]

\[t = \text{UInt}(Rt); \ n = 13; \ \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00', 32);\]
\[\text{index} = \text{TRUE}; \ \text{add} = \text{TRUE}; \ \text{wback} = \text{FALSE};\]

T3  STR<c>.W <Rt>,,[<Rn>,#<imm12>]

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & \text{Rn} & \text{Rt} & \text{imm12} \\
\end{array}
\]

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32);\]
\[\text{index} = \text{TRUE}; \ \text{add} = \text{TRUE}; \ \text{wback} = \text{FALSE};\]
\[\text{if } n == 15 \text{ then UNDEFINED};\]
\[\text{if } t == 15 \text{ then UNPREDICTABLE};\]

T4  STR<c> <Rt>,,[<Rn>,#-<imm8>]

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & \text{Rn} & \text{Rt} & 1 & P & U & W & \text{imm8} \\
\end{array}
\]

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);\]
\[\text{index} = (P == '1'); \ \text{add} = (U == '1'); \ \text{wback} = (W == '1');\]
\[\text{if } P == '1' \ & \ & U == '1' \ & \ & W == '0' \ \text{then SEE STRT on page 4-363};\]
\[\text{if } n == 15 | (P == '0' \ & \ & W == '0') \ \text{then UNDEFINED};\]
\[\text{if } t == 15 | (\text{wback} \ & \ & n == t) \ \text{then UNPREDICTABLE};\]
Architecture versions

**Encodings T1, T2**  All versions of the Thumb instruction set.

**Encodings T3, T4**  All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

```
STR<c><q>  <Rt>, [<Rn> {, #+/-<imm>}]  Offset: index==TRUE, wback==FALSE
STR<c><q>  <Rt>, [<Rn>, #+/-<imm>!]  Pre-indexed: index==TRUE, wback==TRUE
STR<c><q>  <Rt>, [<Rn>], #+/-<imm>  Post-indexed: index==FALSE, wback==TRUE
```

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rt>  Specifies the source register. This register is allowed to be the SP.

<Rn>  Specifies the base register. This register is allowed to be the SP.

+/−  Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or − to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #−0.

<imm>  Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

Operation

```
if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
  address = if index then offset_addr else R[n];
  if wback then R[n] = offset_addr;
  MemU[address,4] = R[t];
```

Exceptions

Data Abort.
4.6.163 STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, stores a word from a register to memory. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1 \(\text{STR}<c> \ <Rt>,[<Rn>,<Rm>]\)

\[
\begin{array}{|c|c|c|}
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
0 & 1 & 0 & 1 & 0 & 0 & Rm & Rn & Rt \\
\hline
\end{array}
\]

\(t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);\)

\((\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0);\)

T2 \(\text{STR}<c>.W \ <Rt>,[<Rn>,<Rm>{,LSL \ #<shift>}]\)

\[
\begin{array}{|c|c|c|}
\hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & Rn & Rt & 0 & 0 & 0 & 0 & 0 & 0 & \text{shift} & \text{Rm} \\
\hline
\end{array}
\]

\(t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);\)

\((\text{shift}_t, \text{shift}_n) = (\text{SRType_LSL}, \text{UInt}(\text{shift}));\)

if \(n == 15\) then UNDEFINED;

if \(t == 15\) || BadReg(\(m\)) then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set.

Encoding T2 All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

**Assembler syntax**

`STR<c><q> <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]`

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rt> Specifies the source register. This register is allowed to be the SP.

<Rn> Specifies the register that contains the base value. This register is allowed to be the SP.

<Rm> Contains the offset that is shifted left and added to the value of <Rn> to form the address.

<shift> Specifies the number of bits the value from <Rm> is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n] + LSL(R[m], shift_n);
  MemU[address,4] = R[t];

**Exceptions**

Data Abort.
4.6.164 STRB (immediate)

Store Register Byte (immediate) calculates an address from a base register value and an immediate offset, and stores a byte from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  STRB<c> <Rt>,[<Rn>,#<imm>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 1 1 0 imm5 Rn Rt

t = Uint(Rt);  n = Uint(Rn);  imm32 = ZeroExtend(imm5, 32);
index = TRUE;  add = TRUE;  wback = FALSE;

T2  STRB<c>.W <Rt,[<Rn>,#imm12]>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 1 0 0 0 0 1 0 0 0 Rn Rt imm12

t = Uint(Rt);  n = Uint(Rn);  imm32 = ZeroExtend(imm12, 32);
index = TRUE;  add = TRUE;  wback = FALSE;
if n == 15 then UNDEFINED;
if BadReg(t) then UNPREDICTABLE;

T3  STRB<c> <Rt>,[<Rn>,#-<imm8>]

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 Rn Rt 1 P U W imm8

t = Uint(Rt);  n = Uint(Rn);  imm32 = ZeroExtend(imm8, 32);
index = (P == '1');  add = (U == '1');  wback = (W == '1');
if P == '1' && U == '1' && W == '0' then SEE STRBT on page 4-345;
if n == 15 || (P == '0' && W == '0') then UNDEFINED;
if BadReg(t) || (wback && n == t) then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set.

Encodings T2, T3 All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

Assembler syntax

STRB<c><q>  <Rt>, [<Rn> {, #+-<imm>}]  Offset: index==TRUE, wback==FALSE
STRB<c><q>  <Rt>, [<Rn>, #+-<imm>]!  Pre-indexed: index==TRUE, wback==TRUE
STRB<c><q>  <Rt>, [<Rn>], #+-<imm>  Post-indexed: index==FALSE, wback==TRUE

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rt>  Specifies the source register.

<Rn>  Specifies the base register. This register is allowed to be the SP.

+/-  Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #-0.

<imm>  Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax STR<c>B is equivalent to STRB<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    if wback then R[n] = offset_addr;
    MemU[address,1] = R[t]<7:0>;

Exceptions

Data Abort.
4.6.165 STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a register to memory. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

**T1**   STRB\(<c>\> <Rt>,[<Rn>,<Rm>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(t = \text{UInt}(Rt);\) \(n = \text{UInt}(Rn);\) \(m = \text{UInt}(Rm);\)
\((\text{shift}_t, \text{shift}_n) = (SRType\_None, 0);\)

**T2**   STRB\(<c>.W\> <Rt>,[<Rn>,<Rm>{,LSL #<shift>}]

| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  | 1  | 5  | 1  | 4  | 1  | 3  | 1  | 2  | 1  | 0  |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1   | 1  | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

\(t = \text{UInt}(Rt);\) \(n = \text{UInt}(Rn);\) \(m = \text{UInt}(Rm);\)
\((\text{shift}_t, \text{shift}_n) = (SRType\_LSL, \text{UInt}(\text{shift}));\)
if \(n == 15\) then UNDEFINED;
if BadReg(t) || BadReg(m) then UNPREDICTABLE;

Architecture versions

**Encoding T1**   All versions of the Thumb instruction set.

**Encoding T2**   All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

```
STRB<c><q>  <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]  
```

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rn>` Specifies the register that contains the base value. This register is allowed to be the SP.
- `<Rm>` Contains the offset that is shifted left and added to the value of `<Rn>` to form the address.
- `<shift>` Specifies the number of bits the value from `<Rm>` is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.

The pre-UAL syntax `STR<c>B` is equivalent to `STRB<c>`.

**Operation**

```text
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + LSL(R[m], shift_n);
    MemU[address,1] = R[t]<7:0>;
```

**Exceptions**

Data Abort.
4.6.166 STRBT

Store Register Byte Unprivileged calculates an address from a base register value and an immediate offset, and stores a byte from a register to memory. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

**Encoding**

<table>
<thead>
<tr>
<th>T1</th>
<th>STRBT&lt;cond&gt; &lt;Rt&gt;,[&lt;Rn&gt;,#&lt;imm8&gt;]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
\[ \text{if } n == 15 \text{ then UNDEFINED}; \]
\[ \text{if BadReg}(t) \text{ then UNPREDICTABLE}; \]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

STRBT\texttt{<c>\texttt{<q>}} \texttt{<Rt>}, \{<Rn> \{, \#<imm>\}\}

where:

\texttt{<c>\texttt{<q>}} \quad \text{See } \textit{Standard assembler syntax fields} \text{ on page 4-6.}

\texttt{<Rt>} \quad \text{Specifies the source register.}

\texttt{<Rn>} \quad \text{Specifies the base register. This register is allowed to be the SP.}

\texttt{<imm>} \quad \text{Specifies the immediate offset added to the value of } <\texttt{Rn}> \text{ to form the address. } <\texttt{imm}> \text{ can be omitted, meaning an offset of 0.}

The pre-UAL syntax STR\texttt{<c>\texttt{BT}} is equivalent to STRBT\texttt{<c>}.  

Operation

\begin{verbatim}
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + \texttt{imm32};
    MemU\texttt{unpriv}[address,1] = R[t]<7:0>;
\end{verbatim}

Exceptions

Data Abort.
4.6.167 STRD (immediate)

Store Register Double (immediate) calculates an address from a base register value and an immediate offset, and stores two words from two registers to memory. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

**T1**  
STRD<e> <Rt>,<Rt2>,[<Rn>,#+/-<imm>]{!}

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>P</th>
<th>U</th>
<th>1</th>
<th>W</th>
<th>0</th>
<th>Rn</th>
<th>Rt</th>
<th>Rt2</th>
<th>imm8</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}:'00'); \]
\[ \text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1'); \]
\[ \text{if } P == '0' \quad \&\& \quad W == '0' \quad \text{then} \]

SEE Load/store double and exclusive, and table branch on page 3-28;
if \( wback \&\& \ t == n \) then UNPREDICTABLE;
if \( wback \&\& \ t2 == n \) then UNPREDICTABLE;
if \( n == 15 \quad | \quad \text{BadReg}(t) \quad | \quad \text{BadReg}(t2) \) then UNPREDICTABLE;

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

STRD\textsubscript{<c><q>}\textsubscript{<Rt>,<Rt2>,[<Rn>{,#+/-<imm>}]}  \textit{Offset}: index==TRUE, wback==FALSE
STRD\textsubscript{<c><q>}\textsubscript{<Rt>,<Rt2>,[<Rn>,#+/-<imm>]}  \textit{Pre-indexed}: index==TRUE, wback==TRUE
STRD\textsubscript{<c><q>}\textsubscript{<Rt>,<Rt2>,[<Rn>],#+/-<imm>}  \textit{Post-indexed}: index==FALSE, wback==TRUE

where:

\textsubscript{<c><q>}  \textit{See Standard assembler syntax fields} on page 4-6.
\textsubscript{<Rt>}  \textit{Specifies the first source register.}
\textsubscript{<Rt2>}  \textit{Specifies the second source register.}
\textsubscript{<Rn>}  \textit{Specifies the base register. This register is allowed to be the SP.}
\textsubscript{+/-}  \textit{Is + or omitted to indicate that the immediate offset is added to the base register value (add \texttt{==}_{} TRUE), or – to indicate that the offset is to be subtracted (add \texttt{==}_{} FALSE). Different instructions are generated for \#0 and \#-0.}
\textsubscript{<imm>}  \textit{Specifies the immediate offset added to or subtracted from the value of <Rn> to form the address. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.}

The pre-UAL syntax STR\textsubscript{<c>D} is equivalent to STR\textsubscript{<c>}.  

\textbf{Operation}

if ConditionPassed() then
\begin{verbatim}
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    if wback then R[n] = offset_addr;
    MemA[address,4] = R[t];
    MemA[address+4,4] = R[t2];
\end{verbatim}

\textbf{Exceptions}

Data Abort.
4.6.168 STREX

Store Register Exclusive calculates an address from a base register value and an immediate offset, and stores a word from a register to memory if the executing processor has exclusive access to the memory addressed.

See Memory accesses on page 4-13 for information about memory accesses.

Encoding

T1  STREX<c> <Rd>,<Rt>,[<Rn>{,#<imm>}]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0</th>
<th>Rn</th>
<th>Rt</th>
<th>Rd</th>
<th>imm8</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 1 0 0 0 1 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
imm32 = ZeroExtend(imm8:'00', 32);
if BadReg(d) || BadReg(t) || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

STREX<c><q>  <Rd>, <Rt>, [<Rn> {,#<imm>}]

where:

<c><q>       See *Standard assembler syntax fields* on page 4-6.

<Rd>    Specifies the destination register for the returned status value. The value returned is:

        0    if the operation updates memory
        1    if the operation fails to update memory.

<Rt>    Specifies the source register.

<Rn>    Specifies the base register. This register is allowed to be the SP.

<imm>   Specifies the immediate offset added to or subtracted from the value of <Rn> to form the

        address. <imm> can be omitted, meaning an offset of 0.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + imm32;
    if ExclusiveMonitorsPass(address,4) then
        MemAA[address,4] = R[t];
        R[d] = 0;
    else
        R[d] = 1;

**Exceptions**

Data Abort.
4.6.169  STREXB

Store Register Exclusive Byte derives an address from a base register value, and stores a byte from a register to memory if the executing processor has exclusive access to the memory addressed.

See Memory accesses on page 4-13 for information about memory accesses.

Encoding

**T1**  STREXB<c>  <Rd>,<Rt>,[<Rn>]

```
  15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0  15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
d = UInt(Rd);  t = UInt(Rt);  n = UInt(Rn);
if BadReg(d) || BadReg(t) || n == 15 then UNPREDICTABLE;
if d == n || d == t then UNPREDICTABLE;
```

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

STREXB<c><q>  <Rd>, <Rt>, [<Rn>]

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rd>  Specifies the destination register for the returned status value. The value returned is:

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>if the operation updates memory</td>
</tr>
<tr>
<td>1</td>
<td>if the operation fails to update memory</td>
</tr>
</tbody>
</table>

<Rt>  Specifies the source register.

<Rn>  Specifies the base register. This register is allowed to be the SP.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   address = R[n];
   if ExclusiveMonitorsPass(address,1) then
      MemAA[address,1] = R[t];
      R[d] = 0;
   else
      R[d] = 1;

**Exceptions**

Data Abort.
4.6.170  **STREXD**

Store Register Exclusive Doubleword derives an address from a base register value, and stores a 64-bit doubleword from two registers to memory if the executing processor has exclusive access to the memory addressed.

See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & Rn & Rt & Rt2 & 0 & 1 & 1 & 1 & Rd
\end{array}
\]

\[d = \text{UInt}(Rd); \quad t = \text{UInt}(Rt); \quad t2 = \text{UInt}(Rt2); \quad n = \text{UInt}(Rn);\]

\[
\text{if BadReg}(d) \quad || \quad \text{BadReg}(t) \quad || \quad \text{BadReg}(t2) \quad || \quad n == 15 \quad \text{then UNPREDICTABLE};
\]

\[
\text{if } d == n \quad || \quad d == t \quad || \quad d == t2 \quad \text{then UNPREDICTABLE};
\]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from v6K onwards.
**Assembler syntax**

STREXD<c><q>  <Rd>, <Rt>, <Rt2>, [<Rn>]

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rd>  Specifies the destination register for the returned status value. The value returned is:

0  if the operation updates memory

1  if the operation fails to update memory.

<Rt>  Specifies the first source register.

<Rt2>  Specifies the second source register.

<Rn>  Specifies the base register. This register is allowed to be the SP.

**Operation**

if ConditionPassed() then

    EncodingSpecificOperations();

    address = R[n];

    // Create 64-bit value to store such that R[t] will be stored at address and R[t2] at address+4.

    value = if BigEndian() then R[t]:R[t2] else R[t2]:R[t];

    if ExclusiveMonitorsPass(address,8) then

        MemAA[address,8] = value;

        R[d] = 0;

    else

        R[d] = 1;

**Exceptions**

Data Abort.
4.6.171  **STREXH**

Store Register Exclusive Halfword derives an address from a base register value, and stores a halfword from a register to memory if the executing processor has exclusive access to the memory addressed.

See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1**  
STREXH\(<c>\)  <Rd>,<Rt>, [<Rn>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1</td>
<td>1</td>
<td>0</td>
<td>1 0 0 1 1 0 0</td>
<td>Rn</td>
<td>Rt</td>
<td>(1)(1)(1)(1)</td>
<td>0 1 0 1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(\text{Rd}); \ t = \text{UInt}(\text{Rt}); \ n = \text{UInt}(\text{Rn});\)

if BadReg\((d) \ || \ \text{BadReg}(t) \ || \ n = 15\) then UNPREDICTABLE;

if \(d = n \ || \ d = t\) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from v6K onwards.
Assembler syntax

STREXH<c><q>  <Rd>, <Rt>, [<Rn>]

where:

<c><q>        See Standard assembler syntax fields on page 4-6.
<Rd>          Specifies the destination register for the returned status value. The value returned is:
               0           if the operation updates memory
               1           if the operation fails to update memory.
<Rt>          Specifies the source register.
<Rn>          Specifies the base register. This register is allowed to be the SP.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if ExclusiveMonitorsPass(address,2) then
        MemAA[address,2] = R[t];
        R[d] = 0;
    else
        R[d] = 1;

Exceptions

Data Abort.
4.6.172 STRH (immediate)

Store Register Halfword (immediate) calculates an address from a base register value and an immediate offset, and stores a halfword from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. See Memory accesses on page 4-13 for information about memory accesses.

Encoding

**T1**

STRH<c> <Rt>,[<Rn>,#<imm>]

\[
\begin{array}{ccccccccccccc}
1 & 0 & 0 & 0 & 0 & \text{imm5} & Rn & Rt \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5:0}, 32); \\
\text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE};
\]

**T2**

STRH<c>.W <Rt,[<Rn>,#<imm12>]

\[
\begin{array}{ccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & \text{Rn} & \text{Rt} & \text{imm12} \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm12}, 32); \\
\text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \\
\text{if } n == 15 \text{ then UNDEFINED;} \\
\text{if } \text{BadReg}(t) \text{ then UNPREDICTABLE;}
\]

**T3**

STRH<c> <Rt>,[<Rn>,#-<imm8>]

STRH<c> <Rt>,[<Rn>,#+/<imm8>]

STRH<c> <Rt>,[<Rn>,#+/<imm8>]!

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & \text{Rn} & \text{Rt} & \text{1} & \text{P} & \text{U} & \text{W} & \text{imm8} \\
\end{array}
\]

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \\
\text{index} = (P == '1'); \quad \text{add} = (U == '1'); \quad \text{wback} = (W == '1'); \\
\text{if } P == '1' \&\& U == '1' \&\& W == '0' \text{ then SEE STRHT on page 4-361;} \\
\text{if } n == 15 | | (P == '0' \&\& W == '0') \text{ then UNDEFINED;} \\
\text{if } \text{BadReg}(t) | | (\text{wback} \&\& n == t) \text{ then UNPREDICTABLE;}
\]

Architecture versions

**Encoding T1**

All versions of the Thumb instruction set.

**Encodings T2, T3**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

```assembly
STRH<c><q>  <Rt>, [<Rn> {, #+-<imm>}]  Offset: index==TRUE, wback==FALSE
STRH<c><q>  <Rt>, [<Rn>, #+-<imm>]!  Pre-indexed: index==TRUE, wback==TRUE
STRH<c><q>  <Rt>, [<Rn>], #+-<imm>  Post-indexed: index==FALSE, wback==TRUE
```

where:

- `<c><q>`  See *Standard assembler syntax fields* on page 4-6.
- `<Rt>`  Specifies the source register.
- `<Rn>`  Specifies the base register. This register is allowed to be the SP.
- `+/-`  Is + or omitted to indicate that the immediate offset is added to the base register value (add == TRUE), or – to indicate that the offset is to be subtracted (add == FALSE). Different instructions are generated for #0 and #-0.
- `<imm>`  Specifies the immediate offset added to or subtracted from the value of `<Rn>` to form the address. For the offset addressing syntax, `<imm>` can be omitted, meaning an offset of 0.

The pre-UAL syntax STR<c>H is equivalent to STRH<c>.

**Operation**

```assembly
if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    if wback then R[n] = offset_addr;
    MemU[address,2] = R[t]<15:0>;
```

**Exceptions**

Data Abort.
4.6.173 **STRH (register)**

Store Register Halfword (register) calculates an address from a base register value and an offset register value, and stores a halfword from a register to memory. The offset register value can be shifted left by 0, 1, 2, or 3 bits. See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**T1** \( \text{STRH}<c> (<Rt>),[<Rn>,<Rm>] \)

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 1 & 0 & 0 & 1 & Rm & Rn & Rt \\
\end{array}
\]

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ (\text{shift}_t, \text{shift}_n) = (\text{SRType_None}, 0); \]

**T2** \( \text{STRH}<c>.W (<Rt>),[<Rn>,<Rm>{,LSL #<shift>}] \)

\[
\begin{array}{cccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & Rn & Rt & 0 & 0 & 0 & 0 & 0 & \text{shift} & Rm \\
\end{array}
\]

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ (\text{shift}_t, \text{shift}_n) = (\text{SRType_LSL}, \text{UInt}(\text{shift})); \]
\[ \text{if } n == 15 \text{ then UNDEFINED}; \]
\[ \text{if BadReg(t) } \text{|| BadReg(m) then UNPREDICTABLE}; \]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set.

**Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`STRH<c><q>  <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]`

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rn>` Specifies the register that contains the base value. This register is allowed to be the SP.
- `<Rm>` Contains the offset that is shifted left and added to the value of `<Rn>` to form the address.
- `<shift>` Specifies the number of bits the value from `<Rm>` is shifted left, in the range 0-3. If this option is omitted, a shift by 0 is assumed and both encodings are permitted. If this option is specified, only encoding T2 is permitted.

The pre-UAL syntax `STR<c>H` is equivalent to `STRH<c>`.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + LSL(R[m], shift_n);
    MemU[address,2] = R[t]<15:0>;
```

**Exceptions**

Data Abort.
4.6.174 STRHT

Store Register Halfword Unprivileged calculates an address from a base register value and an immediate offset, and stores a halfword from a register to memory. See *Memory accesses* on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

**Encoding**

**T1**  \( \text{STRHT}<c> <Rt>,[<Rn>,#<imm8>] \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>Rt</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \)

if \( n == 15 \) then UNDEFINED;
if BadReg\( (t) \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`STRHT<c><q>  <Rt>, [<Rn> {, #<imm>}]`

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rt>` Specifies the source register.
- `<Rn>` Specifies the base register. This register is allowed to be the SP.
- `<imm>` Specifies the immediate offset added to the value of `<Rn>` to form the address. `<imm>` can be omitted, meaning an offset of 0.

**Operation**

```c
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + offset;
    MemU_unpriv[address,2] = R[t]<15:0>;
```

**Exceptions**

Data Abort.
4.6.175 STRT

Store Register Unprivileged calculates an address from a base register value and an immediate offset, and
stores a word from a register to memory. See Memory accesses on page 4-13 for information about memory
accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference
if the processor is actually running in User mode.)

Encoding

<table>
<thead>
<tr>
<th>Encoding T1</th>
<th>STRTc&lt; &gt; &lt;Rt&gt;,[&lt;Rn&gt;,#&lt;imm8&gt;]</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td>Rn</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]
\[ \text{if } n == 15 \text{ then UNDEFINED;} \]
\[ \text{if BadReg}(t) \text{ then UNPREDICTABLE;} \]

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

STRT<c><q>  <Rt>, [<Rn> {, #<imm>}]

where:

<c><q>      See *Standard assembler syntax fields* on page 4-6.
<Rt>         Specifies the source register.
<Rn>         Specifies the base register. This register is allowed to be the SP.
<imm>        Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.

The pre-UAL syntax STR<c>T is equivalent to STRT<c>.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n] + imm32;
  MemU_unpriv[address,4] = R[t];

Exceptions

Data Abort.
4.6.176 **SUB (immediate)**

This instruction subtracts an immediate value from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

```plaintext
SUBS <Rd>,<Rn>,#<imm3>
```

Outside IT block.

```plaintext
SUB<c> <Rd>,<Rn>,#<imm3>
```

Inside IT block.

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>i</td>
<td>m</td>
<td>m</td>
<td>R</td>
<td>n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

\[ d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ \text{setflags} = !\text{InITBlock}(); \]
\[ \text{imm32} = \text{ZeroExtend}(\text{imm3}, 32); \]

**T2**

```plaintext
SUBS <Rdn>,#<imm8>
```

Outside IT block.

```plaintext
SUB<c> <Rdn>,#<imm8>
```

Inside IT block.

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>R</td>
<td>n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

\[ d = \text{UInt}(\text{Rdn}); \ n = \text{UInt}(\text{Rdn}); \ \text{setflags} = !\text{InITBlock}(); \]
\[ \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32); \]

**T3**

```plaintext
SUB(S)<c>.W <Rd>,<Rn>,#<const>
```

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>S</td>
<td>R</td>
<td>n</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

\[ d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ \text{setflags} = (S == '1'); \]
\[ \text{imm32} = \text{ThumbExpandImm}(i:imm3:imm8); \]
\[ \text{if} \ d == 15 \ \text{&&} \ \text{setflags} \ \text{then} \ \text{SEE} \ \text{CMP} \ (\text{immediate}) \ \text{on page 4-72}; \]
\[ \text{if} \ n == 13 \ \text{then} \ \text{SEE} \ \text{SUB} \ (SP \ minus \ immediate) \ \text{on page 4-369}; \]
\[ \text{if} \ \text{BadReg}(d) \ | | \ n == 15 \ \text{then} \ \text{UNPREDICTABLE}; \]

**T4**

```plaintext
SUBW<c> <Rd>,<Rn>,#<imm12>
```

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>R</td>
<td>n</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

\[ d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ \text{setflags} = \text{FALSE}; \]
\[ \text{imm32} = \text{ZeroExtend}(i:imm3:imm8, 32); \]
\[ \text{if} \ n == 13 \ \text{then} \ \text{SEE} \ \text{ADR} \ \text{on page 4-28}; \]
\[ \text{if} \ n == 13 \ \text{then} \ \text{SEE} \ \text{SUB} \ (SP \ minus \ immediate) \ \text{on page 4-369}; \]
\[ \text{if} \ \text{BadReg}(d) \ \text{then} \ \text{UNPREDICTABLE}; \]
Architecture versions

**Encodings T1, T2**  All versions of the Thumb instruction set.

**Encodings T3, T4**  All versions of the Thumb instruction set from Thumb-2 onwards.

Assembler syntax

\[
\begin{align*}
\text{SUB}(S) & <c> <q> \{<Rd>, \} <Rn>, \#<\text{const}> & \text{All encodings permitted} \\
\text{SUBW} & <c> <q> \{<Rd>, \} <Rn>, \#<\text{const}> & \text{Only encoding T4 permitted}
\end{align*}
\]

where:

- **S**  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

- **<c><q>**  See Standard assembler syntax fields on page 4-6.

- **<Rd>**  Specifies the destination register. If **<Rd>** is omitted, this register is the same as **<Rn>**.

- **<Rn>**  Specifies the register that contains the first operand. If the SP is specified for **<Rn>**, see \textit{SUB (SP minus immediate)} on page 4-369. If the PC is specified for **<Rn>**, see \textit{ADR} on page 4-28.

- **<const>**  Specifies the immediate value to be subtracted from the value obtained from **<Rn>**. The range of allowed values is 0-7 for encoding T1, 0-255 for encoding T2 and 0-4095 for encoding T4. See \textit{Immediate constants} on page 4-8 for the range of allowed values for encoding T3.

When multiple encodings of the same length are available for an instruction, encoding T3 is preferred to encoding T4 (if encoding T4 is required, use the **SUBW** syntax). Encoding T1 is preferred to encoding T2 if **<Rd>** is specified and encoding T2 is preferred to encoding T1 if **<Rd>** is omitted.

The pre-UAL syntax **SUB<c>S** is equivalent to **SUBS<c>**.

Operation

\[
\begin{align*}
\text{if ConditionPassed() then} \\
& \text{EncodingSpecificOperations();} \\
& \{\text{result, carry, overflow} = \text{AddWithCarry}(R[n], \text{NOT(imm32)}, '1');} \\
& R[d] = \text{result}; \\
& \text{if setflags then} \\
& \quad \text{APSR.N = result<31>; APSR.Z = IsZeroBit(result);} \\
& \quad \text{APSR.C = carry; APSR.V = overflow;}
\end{align*}
\]

Exceptions

None.
4.6.177 SUB (register)

This instruction subtracts an optionally-shifted register value from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.

**Encodings**

**T1**

```
SUBS <Rd>,<Rn>,<Rm>  
SUB<c> <Rd>,<Rn>,<Rm>
```

Outside IT block.  
Inside IT block.  

<table>
<thead>
<tr>
<th>Opcode</th>
<th>D</th>
<th>n</th>
<th>m</th>
<th>setflags</th>
<th>Shift_t</th>
<th>Shift_n</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td>0 0 0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rm</td>
<td>Rn</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = \neg \text{InITBlock}(); \]

\[ (\text{shift}_t, \text{shift}_n) = (\text{SRType}_{\text{None}}, 0); \]

**T2**

```
SUB(S)<c>.W <Rd>,<Rn>,<Rm>{,<shift>}
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>D</th>
<th>n</th>
<th>m</th>
<th>setflags</th>
<th>Shift_t</th>
<th>Shift_n</th>
<th>imm3</th>
<th>imm2</th>
<th>type</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td>1 1 1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>(0)</td>
<td>Rd</td>
<td>imm2</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = (S == '1'); \]

\[ (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3}:\text{imm2}); \]

if \( d == 15 \) && setflags then SEE CMP (register) on page 4-74;
if \( n == 13 \) then SEE SUB (SP minus register) on page 4-371;
if BadReg(d) || n == 15 || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set.

**Encoding T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

\texttt{SUB(S)c<q> \{<Rd>,\} <Rn>, <Rm> \{,<shift>\}}

where:

\textit{S} \quad \text{If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.}

\textit{<c><q>} \quad \text{See \textit{Standard assembler syntax fields} on page 4-6.}

\textit{<Rd>} \quad \text{Specifies the destination register. If \textit{<Rd>} is omitted, this register is the same as \textit{<Rn>}.}

\textit{<Rn>} \quad \text{Specifies the register that contains the first operand. If the SP is specified for \textit{<Rn>}, see \textit{SUB (SP minus register)} on page 4-371.}

\textit{<Rm>} \quad \text{Specifies the register that is optionally shifted and used as the second operand.}

\textit{<shift>} \quad \text{Specifies the shift to apply to the value read from \textit{<Rm>}. If \textit{<shift>} is omitted, no shift is applied and both encodings are permitted. If \textit{<shift>} is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in \textit{Constant shifts applied to a register} on page 4-10.}

The pre-UAL syntax \texttt{SUB<c>S} is equivalent to \texttt{SUBS<c>}.

Operation

\begin{verbatim}
if ConditionPassed() then
  EncodingSpecificOperations();
  shifted = Shift(R[m], shift_t, shift_n, APSR.C);
  (result, carry, overflow) = AddWithCarry(R[n], NOT(shifted), '1');
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;
\end{verbatim}

Exceptions

None.
4.6.178 \textbf{SUB (SP minus immediate)}

This instruction subtracts an immediate value from the SP value, and writes the result to the destination register.

\textbf{Encodings}

\textbf{T1} \quad \text{SUB}<c> \ SP,SP,#<imm>

\begin{center}
\begin{tabular}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & \multicolumn{10}{|c|}{imm7} \\
\end{tabular}
\end{center}

\[ d = 13; \quad \text{setflags} = \text{FALSE}; \quad \text{imm32} = \text{ZeroExtend}(\text{imm7}:'00', 32); \]

\textbf{T2} \quad \text{SUB(S)}<c>.W \ <Rd>,SP,#<const>

\begin{center}
\begin{tabular}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & S & 1 & 1 & 0 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm8} \\
\end{tabular}
\end{center}

\[ d = \text{UInt}(\text{Rd}); \quad \text{setflags} = (S == '1'); \]
\[ \text{imm32} = \text{ThumbExpandImm}(i: \text{imm3}: \text{imm8}); \]
\[ \text{if} \ d == 15 \ \text{and} \ \text{setflags} \ \text{then} \ \text{SEE CMP (immediate) on page 4-72}; \]
\[ \text{if} \ d == 15 \ \text{then} \ \text{UNPREDICTABLE}; \]

\textbf{T3} \quad \text{SUBW}<c> \ <Rd>,SP,#<imm12>

\begin{center}
\begin{tabular}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & \text{imm3} & \text{Rd} & \text{imm8} \\
\end{tabular}
\end{center}

\[ d = \text{UInt}(\text{Rd}); \quad \text{setflags} = \text{FALSE}; \quad \text{imm32} = \text{ZeroExtend}(i: \text{imm3}: \text{imm8}, 32); \]
\[ \text{if} \ d == 15 \ \text{then} \ \text{UNPREDICTABLE}; \]

\textbf{Architecture versions}

\textbf{Encoding T1} \quad \text{All versions of the Thumb instruction set.}

\textbf{Encodings T2, T3} \quad \text{All versions of the Thumb instruction set from Thumb-2 onwards.}
Assembler syntax

SUB(S)<c><q>  {<Rd>,} SP, #<const>  All encodings permitted
SUBW<c><q>  {<Rd>,} SP, #<const>  Only encoding T4 permitted

where:

S  If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is SP.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. Allowed values are multiples of 4 in the range 0-508 for encoding T1 and any value in the range 0-4095 for encoding T3. See Immediate constants on page 4-8 for the range of allowed values for encoding T2.

When both 32-bit encodings are available for an instruction, encoding T2 is preferred to encoding T3 (if encoding T3 is required, use the SUBW syntax).

The pre-UAL syntax SUB<c>S is equivalent to SUBS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(SP, NOT(imm32), '1');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
### 4.6.179 SUB (SP minus register)

This instruction subtracts an optionally-shifted register value from the SP value, and writes the result to the destination register.

#### Encodings

**T1** \(\text{SUB}<c> <Rd>,\text{SP},<Rm>{,<shift>}\)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>(0)</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{setflags} = (S == '1');\)

\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{type}, \text{imm3}:\text{imm2});\)

\(\text{if } d == 15 \mid \mid \text{BadReg}(m) \text{ then UNPREDICTABLE;}\)

#### Architecture versions

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SUB(S)<c><q>  {<Rd>,} SP, <Rm> {,<shift>}

where:

S             If present, specifies that the instruction updates the flags. Otherwise, the instruction does not
              update the flags.

<c><q>       See Standard assembler syntax fields on page 4-6.

<Rd>          Specifies the destination register. If <Rd> is omitted, this register is SP.

<Rm>          Specifies the register that is optionally shifted and used as the second operand.

<shift>       Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is
              applied. The possible shifts and how they are encoded are described in Constant shifts
              applied to a register on page 4-10.

The pre-UAL syntax SUB<c>S is equivalent to SUBS<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(SP, NOT(shifted), '1');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
4.6.180  **SUBS PC, LR**

This instruction provides an exception return without the use of the stack.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
<th>Architecture versions</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td><code>SUBS&lt;</code>c&gt; PC,LR,#&lt;imm8&gt;</td>
<td>All versions of the Thumb instruction set from Thumb-2 onwards.</td>
</tr>
</tbody>
</table>

```
imm32 = ZeroExtend(imm8, 32);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;
```
**Assembler syntax**

```
SUBS<c><q>  PC, LR, #<imm>
```

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<imm>` Specifies an 8-bit immediate constant.

The pre-UAL syntax `SUB<c>S` is equivalent to `SUBS<c>`.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    BranchWritePC(LR - imm32);
    CPSR = SPSR;
```

**Exceptions**

None.
4.6.181 SVC (formerly SWI)


Use it as a call to an operating system to provide a service.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>SVC&lt;(c)&gt; #(&lt;imm8&gt;)</td>
</tr>
</tbody>
</table>

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 0 & 1 & 1 & 1 & 1 & \text{imm8} \\
\end{array}
\]

\[
\text{imm32} = \text{ZeroExtend}(\text{imm24}, 32);
\]

// imm32 is for assembly/disassembly only and is ignored by hardware

**Architecture versions**

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
**Thumb Instructions**

**Assembler syntax**

SVC<\texttt{c}><\texttt{q}>  \#<\texttt{imm}>

where:

<\texttt{c}><\texttt{q}>    See *Standard assembler syntax fields* on page 4-6.

<\texttt{imm}>    Specifies an 8-bit immediate constant.

The pre-UAL syntax `SWI<\texttt{c}>` is equivalent to `SVC<\texttt{c}>`.

**Operation**

\[
\text{if } \text{ConditionPassed()} \text{ then }
\]

\[
\quad \text{EncodingSpecificOperations();}
\]

\[
\quad \text{CallSupervisor();}
\]

**Exceptions**

None.
4.6.182 SXTAB

Signed Extend and Add Byte extracts an 8-bit value from a register, sign extends it to 32 bits, adds the result to the value in another register, and writes the final result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

Encodings

**T1**  SXTAB<c> <Rd>,<Rn>,<Rm>{,<rotation>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{rotation} = \text{UInt}(\text{rotate:'000'}); \]

if \( n == 15 \) then SEE SXTB on page 4-383;
if BadReg(d) || n == 13 || BadReg(m) then UNPREDICTABLE;

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SXTAB<c><q>   \(<Rd>,,) <Rn>, <Rm> \{, <rotation>\}

where:

\(<c><q>\)    See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\)    Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

\(<Rn>\)    Specifies the register that contains the first operand.

\(<Rm>\)    Specifies the register that contains the second operand.

\(<rotation>\)

This can be any one of:

- \(\text{ROR} \ #8\)
- \(\text{ROR} \ #16\)
- \(\text{ROR} \ #24\)
- Omitted.

---

**Note**

If your assembler accepts shifts by \#0 and treats them as equivalent to no shift or \text{LSL} \#0, then it must accept \text{ROR} \ #0 here. It is equivalent to omitting \(<rotation>\).

---

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  rotated = ROR(R[m], rotation);
  R[d] = R[n] + SignExtend(rotated<7:0>, 32);

Exceptions

None.
4.6.183 SXTAB16

Signed Extend and Add Byte 16 extracts two 8-bit values from a register, sign extends them to 16 bits each, adds the results to two 16-bit values from another register, and writes the final results to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

**Encodings**

**T1**  
SXTAB16\langle c\rangle  \langle Rd\rangle,\langle Rn\rangle,\langle Rm\rangle\{,\langle rotation\rangle\}

<table>
<thead>
<tr>
<th>1 1 1 1</th>
<th>0 1 0 0</th>
<th>1 1 1</th>
<th>1 (0) rotate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>Rd</td>
<td>Rm</td>
<td></td>
</tr>
</tbody>
</table>

\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{rotation} = \text{UInt}(\text{rotate}:'000');\]

if \(n == 15\) then SEE SXTB16 on page 4-385;
if BadReg(d) || \(n == 13\) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SXTAB16<c><q>  {<Rd>,} <Rn>, <Rm> {, <rotation>}

where:

<c><q>     See *Standard assembler syntax fields* on page 4-6.
<Rd>       Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>       Specifies the register that contains the first operand.
<Rm>       Specifies the register that contains the second operand.
<rotation>

This can be any one of:

* ROR #8.
* ROR #16.
* ROR #24.
* Omitted.

——— Note ————

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0>  = R[n]<15:0>  + SignExtend(rotated<7:0>, 16);
    R[d]<31:16> = R[n]<31:16> + SignExtend(rotated<23:16>, 16);

Exceptions

None.
4.6.184 **SXTAH**

Signed Extend and Add Halfword extracts a 16-bit value from a register, sign extends it to 32 bits, adds the result to a value from another register, and writes the final result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

**Encodings**

**T1**  

\[
\begin{array}{cccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & \text{Rn} & 1 & 1 & 1 & \text{Rd} & 1 & (0) & \text{rotate} & \text{Rm} \\
\end{array}
\]

\[d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \quad \text{rotation} = \text{UInt}(\text{rotate} : '000');\]

\[\text{if } n == 15 \text{ then SEE SXTH on page 4-387;}\]

\[\text{if } \text{BadReg}(d) \quad || \quad n == 13 \quad || \quad \text{BadReg}(m) \text{ then UNPREDICTABLE;}\]

**Architecture versions**

**Encoding T1**  

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

SXTAH<c><q>  {<Rd>, } <Rn>, <Rm> {, <rotation>}

where:

<c><q>     See *Standard assembler syntax fields* on page 4-6.

<Rd>     Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>     Specifies the register that contains the first operand.

<Rm>     Specifies the register that contains the second operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

——— Note ————

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   rotated = ROR([m], rotation);
   R[d] = R[n] + SignExtend(rotated<15:0>, 32);

**Exceptions**

None.
4.6.185 SXTB

Signed Extend Byte extracts an 8-bit value from a register, sign extends it to 32 bits, and writes the result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

**Encodings**

**T1**  \texttt{SXTB}<c> <Rd>,<Rm>

\begin{verbatim}
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 1 1 0 0 1 0 0 1 | Rm | Rd
\end{verbatim}

d = UInt(Rd);  m = UInt(Rm);  rotation = 0;

**T2**  \texttt{SXTB}<c> <Rd>,<Rm>{,<rotation>}

\begin{verbatim}
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 1 0 1 0 0 1 0 0 1 1 1 1 1 1 1 1 | Rd | 1 (0) rotate | Rm
\end{verbatim}

d = UInt(Rd);  m = UInt(Rm);  rotation = UInt(rotate: '000');
if BadReg(d) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

- **Encoding T1** All versions of the Thumb instruction set from ARMv6 onwards.
- **Encoding T2** All versions of the Thumb instruction set from Thumb-2 onwards.
$\textbf{Assembler syntax}$

SXTB$<c><q>$  $<Rd>, <Rm> (, <rotation>)$

where:

$<c><q>$  
See $\textit{Standard assembler syntax fields}$ on page 4-6.

$<Rd>$  
Specifies the destination register.

$<Rm>$  
Specifies the register that contains the operand.

$<rotation>$

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

--- Note ---
If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting $<rotation>$. 

---

$\textbf{Operation}$

if ConditionPassed() then

  EncodingSpecificOperations();
  rotated = ROR(R[m], rotation);
  R[d] = SignExtend(rotated<7:0>, 32);

---

$\textbf{Exceptions}$

None.
4.6.186 SXTB16

Signed Extend Byte 16 extracts two 8-bit values from a register, sign extends them to 16 bits each, and writes the results to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

Encodings

**T1**  SXTB16<
<rd>,<rm>{,<rotation>}

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 1 1 0 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1</td>
<td>Rd 1 (0) rotate Rm</td>
</tr>
</tbody>
</table>

\[d = \text{UInt}(\text{rd}); \quad m = \text{UInt}(\text{rm}); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');\]
\[\text{if BadReg(d) || BadReg(m) then UNPREDICTABLE};\]

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

*SXTB16＜c＞＜q＞＜Rd＞, ＜Rm＞{, ＜rotation＞}*

where:

- ＜c＞＜q＞ See *Standard assembler syntax fields* on page 4-6.
- ＜Rd＞ Specifies the destination register.
- ＜Rm＞ Specifies the register that contains the operand.
- ＜rotation＞
  
  This can be any one of:
  
  - ROR #8.
  - ROR #16.
  - ROR #24.
  - Omitted.

--- Note ---

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting ＜rotation＞.

---

**Operation**

```plaintext
if ConditionPassed() then
  EncodingSpecificOperations();
  rotated = ROR(R[m], rotation);
  R[d]<15:0> = SignExtend(rotated<7:0>, 16);
  R[d]<31:16> = SignExtend(rotated<23:16>, 16);
```

---

**Exceptions**

None.
Signed Extend Halfword extracts a 16-bit value from a register, sign extends it to 32 bits, and writes the result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

Encodings

**T1**  
\texttt{SXTH} <c> Rd,Rm

| 1 1 1 1 1 0 1 0 0 0 0 1 1 1 1 | Rm Rd |

\(d = \text{UInt}(\text{Rd}); \ m = \text{UInt}(\text{Rm}); \ \text{rotation} = 0;\)

**T2**  
\texttt{SXTH} <c> Rd,Rm{,<rotation>}

| 1 1 1 1 1 | 0 1 0 0 0 0 1 1 1 1 | Rd | 1 | 0 | rotate | Rm |

\(d = \text{UInt}(\text{Rd}); \ m = \text{UInt}(\text{Rm}); \ \text{rotation} = \text{UInt}(\text{rotate}'000');\)
\(\text{if BadReg}(d) || \text{BadReg}(m) \text{ then UNPREDICTABLE;}\)

Architecture versions

**Encoding T1**  
All versions of the Thumb instruction set from ARMv6 onwards.

**Encoding T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

SXTH<><q>  <Rd>, <Rm> {, <rotation>}

where:

<><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rm> Specifies the register that contains the operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

Note

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = SignExtend(rotated<15:0>, 32);

Exceptions

None.
4.6.188  TBB

Table Branch Byte causes a PC-relative forward branch using a table of single byte offsets. A base register provides a pointer to the table, and a second register supplies an index into the table. The branch length is twice the value of the byte returned from the table.

**Encodings**

**T1**  
TBB [(Rn), (Rm)]  
Outside or last in IT block

| 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 1  | 1  | 0  | 0  | 1  | 1  | 0  | 1  | Rn | (1)| (1)| (1) | (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)| (0)
**Assembler syntax**

TBB\(<q>\)  [\(<Rn>\), \(<Rm>\)]

where:

\(<q>\) \hspace{1cm} \text{See Standard assembler syntax fields on page 4-6.}

\(<Rn>\) \hspace{1cm} \text{Specifies the base register. This contains the address of the table of branch lengths. This register is allowed to be the PC. If it is, the table immediately follows this instruction.}

\(<Rm>\) \hspace{1cm} \text{Specifies the index register. This contains an integer pointing to a single byte within the table. The offset within the table is the value of the index.}

**Operation**

if ConditionPassed() then

\hspace{1cm} EncodingSpecificOperations();

\hspace{1cm} halfwords = MemA[R[n]+R[m], 1];

\hspace{1cm} BranchWritePC(PC + ZeroExtend(halfwords:'0', 32));

**Exceptions**

Data abort.
4.6.189 TBH

Table Branch Halfword causes a PC-relative forward branch using a table of single halfword offsets. A base register provides a pointer to the table, and a second register supplies an index into the table. The branch length is twice the value of the halfword returned from the table.

**Encodings**

**T1**  TBH [<Rn>,<Rm>,LSL #1]  Outside or last in IT block

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>(1)(1)(1)</td>
<td>(0)(0)(0)</td>
<td>0</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  m = UInt(Rm);
if n == 13 || BadReg(m) then UNPREDICTABLE;
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

TBH<q> [<Rn>, <Rm>, LSL #1]

where:

<q> See *Standard assembler syntax fields* on page 4-6.

<Rn> Specifies the base register. This contains the address of the table of branch lengths. This register is allowed to be the PC. If it is, the table immediately follows this instruction.

<Rm> Specifies the index register. This contains an integer pointing to a halfword within the table. The offset within the table is twice the value of the index.

**Operation**

if ConditionPassed() then

    EncodingSpecificOperations();
    halfwords = MemA[R[n]+LSL(R[m],1), 2];
    BranchWritePC(PC + ZeroExtend(halfwords:'0', 32));

**Exceptions**

Data abort.
### 4.6.190 TEQ (immediate)

Test Equivalence (immediate) performs an exclusive OR operation on a register value and an immediate value. It updates the condition flags based on the result, and discards the result.

#### Encodings

**T1** \( \text{TEQ}<c> \ <Rn>,
#<\text{const}> \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>i</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>0</td>
<td>imm3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\( n = \text{UInt}(Rn); \)

\( (\text{imm32}, \text{carry}) = \text{ThumbExpandImmWithC}(i; \text{imm3}; \text{imm8}, \text{APSR.C}); \)

\( \text{if BadReg}(n) \) \( \text{then UNPREDICTABLE}; \)

#### Architecture versions

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

`TEQ<c><q> <Rn>, #<const>`

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rn>` Specifies the register that contains the operand.
- `<const>` Specifies the immediate value to be added to the value obtained from `<Rn>`. See *Immediate constants* on page 4-8 for the range of allowed values.

**Operation**

if `ConditionPassed()` then
  `EncodingSpecificOperations();`
  `result = R[n] EOR imm32;`
  `APSR.N = result<31>;`
  `APSR.Z = IsZeroBit(result);`
  `APSR.C = carry;`
  // APSR.V unchanged

**Exceptions**

None.
4.6.191  TEQ (register)

Test Equivalence (register) performs an exclusive OR operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

Encodings

T1  TEQ<c> <Rn>, <Rm> {,<shift>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>(0)</td>
<td>imm3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = DecodeImmShift(type, imm3:imm2);
if BadReg(n) || BadReg(m) THEN UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

```
TEQ<c><q>  <Rn>, <Rm> {,<shift>}
```

where:

- `<c><q>` See Standard assembler syntax fields on page 4-6.
- `<Rn>` Specifies the register that contains the first operand.
- `<Rm>` Specifies the register that is optionally shifted and used as the second operand.
- `<shift>` Specifies the shift to apply to the value read from `<Rm>`. If `<shift>` is omitted, no shift is applied. The possible shifts and how they are encoded are described in Constant shifts applied to a register on page 4-10.

Operation

```
if ConditionPassed() then
   EncodingSpecificOperations();
   (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
   result = R[n] EOR shifted;
   APSR.N = result<31>;
   APSR.Z = IsZeroBit(result);
   APSR.C = carry;
   // APSR.V unchanged
```

Exceptions

None.
4.6.192 TST (immediate)

Test (immediate) performs a logical AND operation on a register value and an immediate value. It updates the condition flags based on the result, and discards the result.

**Encodings**

**T1** \(\text{TST<c> <Rn>,#<const>}\)

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 0 & i & 0 & 0 & 0 & 0 & 1 & \text{Rn} & 0 & \text{imm3} & 1 & 1 & 1 & \text{imm8}
\end{array}
\]

\(n = \text{UInt}(\text{Rn});\)

\((\text{imm32, carry}) = \text{ThumbExpandImmWithC}(\text{i:imm3:imm8, APSR.C});\)

if BadReg(n) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

TST<c><q>  <Rn>, #<const>

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rn>  Specifies the register that contains the operand.

<const>  Specifies the immediate value to be added to the value obtained from <Rn>. See *Immediate constants* on page 4-8 for the range of allowed values.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  result = R[n] AND imm32;
  APSR.N = result<31>;
  APSR.Z = IsZeroBit(result);
  APSR.C = carry;
  // APSR.V unchanged

**Exceptions**

None.
4.6.193  **TST (register)**

Test (register) performs a logical AND operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

**Encodings**

**T1**  \text{TST}<c>  \text{<Rn>},\text{<Rm>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
</tr>
</tbody>
</table>

\(n = \text{UInt}(Rdn);  \ m = \text{UInt}(Rm);
\)
\((\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{None}, 0);\)

**T2**  \text{TST}<c>.\text{W}  \text{<Rn>},\text{<Rm>}{,<\text{shift}>}

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1   | 1   | 1   | 0   | 1   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 1   | Rn  | 0   | imm3| 1   | 1   | 1   | 1   | imm2| type| Rm  |

\(n = \text{UInt}(Rn);  \ m = \text{UInt}(Rm);
\)
\((\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift(type, imm3:imm2);}\)
\(\text{if BadReg}(n)  | | \text{BadReg}(m) \text{ THEN UNPREDICTABLE};\)

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set.

**Encoding T2**  All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

TST<c><q> <Rn>, <Rm> {,<shift>}

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that is optionally shifted and used as the second operand.

<shift> Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is applied and both encodings are permitted. If <shift> is specified, only encoding T2 is permitted. The possible shifts and how they are encoded are described in *Constant shifts applied to a register* on page 4-10.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
    result = R[n] AND shifted;
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
4.6.194 UADD16

Unsigned Add 16 performs two 16-bit unsigned integer additions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the additions.

Encodings

**T1**  UADD16<<c> <Rd>,<Rn>,<Rm>

<p>| | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

Architecture versions

Encoding **T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UADD16<c><q> {<Rd>,} <Rn>, <Rm>

where:

<c><q>   See Standard assembler syntax fields on page 4-6.

<Rd>   Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>   Specifies the register that contains the first operand.

<Rm>   Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  sum1  = UInt(R<n><15:0>) + UInt(R<m><15:0>);
  sum2  = UInt(R<n><31:16>) + UInt(R<m><31:16>);
  R<d><15:0> = sum1<15:0>;
  R<d><31:16> = sum2<15:0>;
  APSR.GE<1:0> = if sum1 >= 0x10000 then '11' else '00';
  APSR.GE<3:2> = if sum2 >= 0x10000 then '11' else '00';

Exceptions

None.
4.6.195 **UADD8**

Unsigned Add 8 performs four unsigned 8-bit integer additions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the additions.

**Encodings**

**T1**  
UADD8<\text{c}> <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rd</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rm</td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \)

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UADD8<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  sum1 = UInt(R[n]<7:0>) + UInt(R[m]<7:0>);
  sum2 = UInt(R[n]<15:8>) + UInt(R[m]<15:8>);
  sum3 = UInt(R[n]<23:16>) + UInt(R[m]<23:16>);
  sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
  R[d]<7:0> = sum1<7:0>;
  R[d]<15:8> = sum2<7:0>;
  R[d]<23:16> = sum3<7:0>;
  R[d]<31:24> = sum4<7:0>;
  APSR.GE<0> = if sum1 >= 0x100 then '1' else '0';
  APSR.GE<1> = if sum2 >= 0x100 then '1' else '0';
  APSR.GE<2> = if sum3 >= 0x100 then '1' else '0';
  APSR.GE<3> = if sum4 >= 0x100 then '1' else '0';

Exceptions

None.
4.6.196 UASX

Unsigned Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer addition and one unsigned 16-bit subtraction, and writes the results to the destination register. It sets the GE bits in the APSR according to the results.

**Encodings**

**T1**  
UASX<\textit{c}> <\textit{Rd}>,<\textit{Rn}>,<\textit{Rm}>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(\text{Rd}) \); \( n = \text{UInt}(\text{Rn}) \); \( m = \text{UInt}(\text{Rm}) \);

if BadReg\((d) \) \text{ or } BadReg\((n) \) \text{ or } BadReg\((m) \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

UASX<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q> See *Standard assembler syntax fields* on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  \[ diff = \text{UInt}(R[n]<15:0>) - \text{UInt}(R[m]<31:16>); \]
  \[ sum = \text{UInt}(R[n]<31:16>) + \text{UInt}(R[m]<15:0>); \]
  R[d]<15:0> = diff<15:0>;
  R[d]<31:16> = sum<15:0>;
  APSR.GE<1:0> = if diff >= 0 then '11' else '00';
  APSR.GE<3:2> = if sum >= 0x10000 then '11' else '00';

**Exceptions**

None.
4.6.197 UBFX

Unsigned Bit Field Extract extracts any number of adjacent bits at any position from one register, zero extends them to 32 bits, and writes the result to the destination register.

Encodings

**T1**  \[ \text{UBFX} <c> \ <Rd>,<Rn>,#<lsb>,#<width> \]

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\text{Rn} & \text{imm3} & \text{Rd} & \text{imm2} & (0) & \text{widthm1}
\end{array}
\]

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn);\)
\(\text{lsbit} = \text{UInt}(\text{imm3};\text{imm2}); \ \text{widthminus1} = \text{UInt}(\text{widthm1});\)
\(\text{if BadReg}(d) \ || \ \text{BadReg}(n) \ \text{then UNPREDICTABLE};\)

Architecture versions

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UBFX<c><q>  <Rd>, <Rn>, #<lsb>, #<width>

where:

<c><q>      See Standard assembler syntax fields on page 4-6.

<Rd>        Specifies the destination register.

<Rn>        Specifies the register that contains the first operand.

<lsb>       is the bit number of the least significant bit in the bitfield, in the range 0-31. This determines the required value of lsbit.

ewidth>     is the width of the bitfield, in the range 1 to 32-<lsb>). The required value of widthminus1 is <width>-1.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    msbit = lsbit + widthminus1;
    if msbit <= 31 then
        R[d] = ZeroExtend(R[n]<msbit:lsbit>, 32);
    else
        UNPREDICTABLE;

Exceptions

None.
4.6.198  UDIV

Unsigned Divide divides a 32-bit unsigned integer register value by a 32-bit unsigned integer register value, and writes the result to the destination register. The condition code flags are not affected.

**Encodings**

**T1**  UDIV<

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  Profile R versions of the Thumb instruction set from ARMv7 onwards.
**Assembler syntax**

\[ \text{UDIV}<c><q> \ (<Rd>,) <Rn>, <Rm> \]

where:

\(<c><q>\)  
See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\)  
Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

\(<Rn>\)  
Specifies the register that contains the dividend.

\(<Rm>\)  
Specifies the register that contains the divisor.

**Operation**

\[
\text{if \ ConditionPassed() \ then}
\quad \text{EncodingSpecificOperations();}
\quad \text{if \ UInt(R[m]) \ == \ 0 \ then}
\quad \quad \text{if \ IntegerZeroDivideTrappingEnabled() \ then}
\quad \quad \quad \text{RaiseIntegerZeroDivide();}
\quad \quad \text{else}
\quad \quad \quad \quad \text{result = 0;}
\quad \text{else}
\quad \quad \quad \quad \text{result = RoundTowardsZero(UInt(R[n]) / UInt(R[m]));}
\text{R[d] = result<31:0>;}
\]

**Exceptions**

Undefined Instruction.
4.6.199  UHADD16

Unsigned Halving Add 16 performs two unsigned 16-bit integer additions, halves the results, and writes the results to the destination register. It does not affect any flags.

Encodings

T1  UHADD16<c> <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ \text{if BadReg}(d) \quad || \quad \text{BadReg}(n) \quad || \quad \text{BadReg}(m) \quad \text{then UNPREDICTABLE}; \]

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UHADD16<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  sum1 = UInt(R[n]<15:0>) + UInt(R[m]<15:0>);
  sum2 = UInt(R[n]<31:16>) + UInt(R[m]<31:16>);
  R[d]<15:0> = sum1<16:1>;
  R[d]<31:16> = sum2<16:1>;

Exceptions

None.
4.6.200  **UHADD8**

Unsigned Halving Add 8 performs four unsigned 8-bit integer additions, halves the results, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  \( \text{UHADD8<c> } \langle \text{Rd}\rangle, \langle \text{Rn}\rangle, \langle \text{Rm}\rangle \)

\[
\begin{array}{cccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & \text{Rn} & 1 & 1 & 1 & \text{Rd} & 0 & 1 & 1 & 0 & \text{Rm}
\end{array}
\]

\( d = \text{UInt(Rd)}; \quad n = \text{UInt(Rn)}; \quad m = \text{UInt(Rm)}; \)

If \( \text{BadReg(d)} \) || \( \text{BadReg(n)} \) || \( \text{BadReg(m)} \) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UHADD8<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>   See Standard assembler syntax fields on page 4-6.
<Rd>        Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>        Specifies the register that contains the first operand.
<Rm>        Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<7:0>) + UInt(R[m]<7:0>);
    sum2 = UInt(R[n]<15:8>) + UInt(R[m]<15:8>);
    sum3 = UInt(R[n]<23:16>) + UInt(R[m]<23:16>);
    sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
    R[d]<7:0>   = sum1<8:1>;
    R[d]<15:8>  = sum2<8:1>;
    R[d]<23:16> = sum3<8:1>;
    R[d]<31:24> = sum4<8:1>;

Exceptions

None.
4.6.201  **UHASX**

Unsigned Halving Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer addition and one unsigned 16-bit subtraction, halves the results, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  

\[ d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

\[ \text{if BadReg}(d) \text{ || BadReg}(n) \text{ || BadReg}(m) \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UHASX<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  diff = UInt(R[n]<15:0>) - UInt(R[m]<31:16>);
  sum  = UInt(R[n]<31:16>) + UInt(R[m]<15:0>);
  R[d]<15:0>  = diff<16:1>;
  R[d]<31:16> = sum<16:1>;

Exceptions

None.
4.6.202 **UHSAX**

Unsigned Halving Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer subtraction and one unsigned 16-bit addition, halves the results, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  
\[ \text{UHSAX} <c> \ <Rd>, <Rn>, <Rm> \]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Rd</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
\[ \text{if BadReg}(d) || \text{BadReg}(n) || \text{BadReg}(m) \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UHSAX<$c>$<q>  {<$Rd>,} <$Rn>, <$Rm>

where:

$<c>$<q>  See Standard assembler syntax fields on page 4-6.

$<Rd>$  Specifies the destination register. If $<Rd>$ is omitted, this register is the same as $<Rn>$.

$<Rn>$  Specifies the register that contains the first operand.

$<Rm>$  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    sum  = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
    diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
    R[d]<15:0>  = sum<16:1>;
    R[d]<31:16> = diff<16:1>;

Exceptions

None.
4.6.203 **UHSUB16**

Unsigned Halving Subtract 16 performs two unsigned 16-bit integer subtractions, halves the results, and writes the results to the destination register. It does not affect any flags.

**Encodings**

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>T1</strong></td>
<td>UHSUB16&lt;cc&gt; &lt;Rd&gt;,&lt;Rn&gt;,&lt;Rm&gt;</td>
</tr>
</tbody>
</table>

```plaintext
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;
```

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UHSUB16<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>    See Standard assembler syntax fields on page 4-6.

<Rd>     Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>     Specifies the register that contains the first operand.

<Rm>     Specifies the register that contains the second operand.

Operation

if ConditionPassed() then

    EncodingSpecificOperations();
    diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
    diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
    R[d]<15:0>  = diff1<16:1>;
    R[d]<31:16> = diff2<16:1>;

Exceptions

None.
4.6.204 UHSUB8

Unsigned Halving Subtract 8 performs four unsigned 8-bit integer subtractions, halves the results, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  
UHSUB8<

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);\)

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UHSUB8<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
    diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
    diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
    diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
    R[d]<7:0>   = diff1<8:1>;
    R[d]<15:8>  = diff2<8:1>;
    R[d]<23:16> = diff3<8:1>;
    R[d]<31:24> = diff4<8:1>;

Exceptions

None.
4.6.205 UMAAL

Unsigned Multiply Accumulate Accumulate Long multiplies two unsigned 32-bit values to produce a 64-bit value, adds two unsigned 32-bit values, and writes the 64-bit result to two registers.

Encodings

T1  UMAAL<c>  <RdLo>,<RdHi>,<Rn>,<Rm>

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & Rn & RdLo & RdHi & 0 & 1 & 1 & 0 & Rm
\end{array}
\]

\[dLo = \text{UInt}(RdLo); \quad dHi = \text{UInt}(RdHi); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);\]

if BadReg(dLo) || BadReg(dHi) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

if dHi == dLo then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UMAAL<c><q>  <RdLo>, <RdHi>, <Rn>, <Rm>

where:

<c><q>      See Standard assembler syntax fields on page 4-6.
<RdLo>      Supplies one of the 32 bit values to be added, and is the destination register for the lower 32 bits of the result.
<RdHi>      Supplies the other of the 32 bit values to be added, and is the destination register for the upper 32 bits of the result.
<Rn>        Specifies the register that contains the first multiply operand.
<Rm>        Specifies the register that contains the second multiply operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = UInt(R[n]) * UInt(R[m]) + UInt(R[dHi]) + UInt(R[dLo]);
    R[dHi] = result<63:32>;
    R[dLo] = result<31:0>;

Exceptions

None.
4.6.206 **UMLAL**

Unsigned Multiply Accumulate Long multiplies two unsigned 32-bit values to produce a 64-bit value, and accumulates this with a 64-bit value.

**Encodings**

**T1**  
UMLAL<c> RdLo,RdHi,Rn,Rm

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>RdLo</td>
<td>RdHi</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
</tr>
</tbody>
</table>

\[ d_{\text{Lo}} = \text{UInt}(\text{RdLo}); \quad d_{\text{Hi}} = \text{UInt}(\text{RdHi}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm}); \]

if BadReg(dLo) || BadReg(dHi) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

if dHi == dLo then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UMLAL<c><q>  <RdLo>, <RdHi>, <Rn>, <Rm>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<RdLo> Supplies the lower 32 bits of the accumulate value, and is the destination register for the lower 32 bits of the result.

<RdHi> Supplies the upper 32 bits of the accumulate value, and is the destination register for the upper 32 bits of the result.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   result = UInt(R[n]) * UInt(R[m]) + UInt(R[dHi]:R[dLo]);
   R[dHi] = result<63:32>;
   R[dLo] = result<31:0>;

Exceptions

None.
4.6.207 UMULL

Unsigned Multiply Long multiplies two 32-bit unsigned values to produce a 64-bit result.

Encodings

T1 UMULL<
c> <RdLo>,<RdHi>,<Rn>,<Rm>

\[
\begin{array}{cccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & Rn & RdLo & RdHi & 0 & 0 & 0 & 0 & Rm \\
\end{array}
\]
\ndLo = UInt(RdLo); \hspace{1em} dHi = UInt(RdHi); \hspace{1em} n = UInt(Rn); \hspace{1em} m = UInt(Rm);
\nif BadReg(dLo) \| BadReg(dHi) \| BadReg(n) \| BadReg(m) then UNPREDICTABLE;
\nif dHi == dLo then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

UMULL\(<c><q>\>  <RdLo>, <RdHi>, <Rn>, <Rm>

where:

\(<c><q>\>  \) See *Standard assembler syntax fields* on page 4-6.

\(<RdLo>\) Stores the lower 32 bits of the result.

\(<RdHi>\) Stores the upper 32 bits of the result.

\(<Rn>\) Specifies the register that contains the first operand.

\(<Rm>\) Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   result = Uint(R[n]) * Uint(R[m]);
   R[dHi] = result<63:32>;
   R[dLo] = result<31:0>;

**Exceptions**

None.
4.6.208 UQADD16

Unsigned Saturating Add 16 performs two unsigned 16-bit integer additions, saturates the results to the 16-bit unsigned integer range $0 \leq x \leq 2^{16} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**

$$\text{UQADD16} <c> \ <Rd>,<Rn>,<Rm>$$

|   |   |   |   |   |   |   |   |   |   | 1 | 0 | 1 | 0 | 0 | 1 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | Rn | 1 | 1 | 1 |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Rd | 0 | 1 | 0 | 1 | Rm |

$d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);$

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

UQADD16\(<c><q>\) \{\(\text{<Rd>},\}\) \(\text{<Rn>},\) \(\text{<Rm>}\)

where:

\(<c><q>\)        See *Standard assembler syntax fields* on page 4-6.
\(<\text{Rd}>\)    Specifies the destination register. If \(<\text{Rd}>\) is omitted, this register is the same as \(<\text{Rn}>\).
\(<\text{Rn}>\)    Specifies the register that contains the first operand.
\(<\text{Rm}>\)    Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then

    EncodingSpecificOperations();
    \(\text{sum1} = \text{UInt} (\text{R}[\text{n}]<15:0>) + \text{UInt} (\text{R}[\text{m}]<15:0>)\);
    \(\text{sum2} = \text{UInt} (\text{R}[\text{n}]<31:16>) + \text{UInt} (\text{R}[\text{m}]<31:16>)\);
    \(\text{R}[\text{d}]<15:0> = \text{UnsignedSat} (\text{sum1}, 16)\);
    \(\text{R}[\text{d}]<31:16> = \text{UnsignedSat} (\text{sum2}, 16)\);

**Exceptions**

None.
4.6.209  UQADD8

Unsigned Saturating Add 8 performs four unsigned 8-bit integer additions, saturates the results to the 8-bit unsigned integer range \(0 \leq x \leq 2^8 - 1\), and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  
UQADD8<
> <Rd>,<Rn>,<Rm>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|----------------|----------------|----------------|----------------|
| d = UInt(Rd);  | n = UInt(Rn);  | m = UInt(Rm);  |
| if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE; |

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UQADD8<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    sum1 = UInt(R[n]<7:0>) + UInt(R[m]<7:0>);
    sum2 = UInt(R[n]<15:8>) + UInt(R[m]<15:8>);
    sum3 = UInt(R[n]<23:16>) + UInt(R[m]<23:16>);
    sum4 = UInt(R[n]<31:24>) + UInt(R[m]<31:24>);
    R[d]<7:0>  = UnsignedSat(sum1, 8);
    R[d]<15:8> = UnsignedSat(sum2, 8);
    R[d]<23:16> = UnsignedSat(sum3, 8);
    R[d]<31:24> = UnsignedSat(sum4, 8);

Exceptions

None.
4.6.210 **UQASX**

Unsigned Saturating Add and Subtract with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer addition and one unsigned 16-bit subtraction, saturates the results to the 16-bit unsigned integer range \(0 \leq x \leq 2^{16} - 1\), and writes the results to the destination register. It does not affect any flags.

**Encodings**

\[
\begin{array}{ccccccccccccccc}
1&1&1&1&1&0&1&0&1&0&1&0&1&1&1&1&0&1&0&1&0&1&0&1&0
\end{array}
\]

\[
\begin{array}{ccccccccccccccc}
\text{Rn} & \text{Rd} & \text{Rm}
\end{array}
\]

\[
\begin{array}{ccccccccccccccc}
d = \text{UInt}(\text{Rd}); & n = \text{UInt}(\text{Rn}); & m = \text{UInt}(\text{Rm});
\end{array}
\]

\[
\text{if BadReg}(d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m) \ \text{then UNPREDICTABLE};
\]

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UQASX<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>    See Standard assembler syntax fields on page 4-6.
<Rd>     Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>     Specifies the register that contains the first operand.
<Rm>     Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  diff = UInt(R[n]<15:0>) - UInt(R[m]<31:16>);
  sum  = UInt(R[n]<31:16>) + UInt(R[m]<15:0>);
  R[d]<15:0>  = UnsignedSat(diff, 16);
  R[d]<31:16> = UnsignedSat(sum, 16);

Exceptions

None.
4.6.211 **UQSAX**

Unsigned Saturating Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer subtraction and one unsigned 16-bit addition, saturates the results to the 16-bit unsigned integer range $0 \leq x \leq 2^{16} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**

```
UQSAX<c> <Rd>,<Rn>,<Rm>
```

<table>
<thead>
<tr>
<th>x</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rd</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rm</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

$d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
### Assembler syntax

\[ UQSAX<c><q> \{<Rd>,} <Rn>, <Rm> \]

where:

- `<c><q>`: See *Standard assembler syntax fields* on page 4-6.
- `<Rd>`: Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.
- `<Rn>`: Specifies the register that contains the first operand.
- `<Rm>`: Specifies the register that contains the second operand.

### Operation

If `ConditionPassed()` then

```plaintext
EncodingSpecificOperations();
sum = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
R[d]<15:0> = UnsignedSat(sum, 16);
R[d]<31:16> = UnsignedSat(diff, 16);
```

### Exceptions

None.
4.6.212 UQSUB16

Unsigned Saturating Subtract 16 performs two unsigned 16-bit integer subtractions, saturates the results to the 16-bit unsigned integer range $0 \leq x \leq 2^{16} - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**  
UQSUB16\(<c>\) <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm);$

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UQSUB16<c><q>  (<Rd>,) <Rn>, <Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
    diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
    R[d]<15:0>  = UnsignedSat(diff1, 16);
    R[d]<31:16> = UnsignedSat(diff2, 16);

Exceptions

None.
4.6.213 **UQSUB8**

Unsigned Saturating Subtract 8 performs four unsigned 8-bit integer subtractions, saturates the results to the 8-bit unsigned integer range $0 \leq x \leq 2^8 - 1$, and writes the results to the destination register. It does not affect any flags.

**Encodings**

**T1**

$$\text{UQSUB8}<c> \ <\text{Rd}>,<\text{Rn}>,<\text{Rm}>$$

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$d = \text{UInt(Rd)}; \ n = \text{UInt(Rn)}; \ m = \text{UInt(Rm)}; 
\text{if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;}$

**Architecture versions**

**Encoding T1**

All versions of the Thumb instruction set from Thumb-2 onwards.
Thumb Instructions

**Assembler syntax**

UQSUB8<c><q>  (<Rd>,)  <Rn>,  <Rm>

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rd>` Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.
- `<Rn>` Specifies the register that contains the first operand.
- `<Rm>` Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
  diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
  diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
  diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
  R[d]<7:0> = UnsignedSat(diff1, 8);
  R[d]<15:8> = UnsignedSat(diff2, 8);
  R[d]<23:16> = UnsignedSat(diff3, 8);
  R[d]<31:24> = UnsignedSat(diff4, 8);

**Exceptions**

None.
4.6.214 USAD8

Unsigned Sum of Absolute Differences performs four unsigned 8-bit subtractions, and adds the absolute values of the differences together.

**Encodings**

**T1**  
USAD8<

```plaintext
d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;
```

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

USAD8\(<c><q>\) \{\(<Rd>,\) \,<Rn>, \,<Rm>\)

where:

\(<c><q>\)  
See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\)  
Specifies the destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

\(<Rn>\)  
Specifies the register that contains the first operand.

\(<Rm>\)  
Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  absdiff1 = ABS(UInt(R[n]<7:0>) - UInt(R[m]<7:0>));
  absdiff2 = ABS(UInt(R[n]<15:8>) - UInt(R[m]<15:8>));
  absdiff3 = ABS(UInt(R[n]<23:16>) - UInt(R[m]<23:16>));
  absdiff4 = ABS(UInt(R[n]<31:24>) - UInt(R[m]<31:24>));
  result = absdiff1 + absdiff2 + absdiff3 + absdiff4;
  R[d] = result<31:0>;

**Exceptions**

None.
4.6.215 USADA8

Unsigned Sum of Absolute Differences and Accumulate performs four unsigned 8-bit subtractions, and adds the absolute values of the differences to a 32-bit accumulate operand.

**Encodings**

**T1**  \texttt{USADA8<c> <Rd>,<Rn>,<Rm>,<Ra>}

\begin{center}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & Rn & Ra & Rd & 0 & 0 & 0 & Rm \\
\hline
\end{tabular}
\end{center}

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ a = \text{UInt}(Ra);\)

if \(a == 15\) then SEE \texttt{USAD8} on page 4-441;

if BadReg(d) || BadReg(n) || BadReg(m) || BadReg(a) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

`USADA8<c><q>  <Rd>, <Rn>, <Rm>, <Ra>`

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rd>` Specifies the destination register.
- `<Rn>` Specifies the register that contains the first operand.
- `<Rm>` Specifies the register that contains the second operand.
- `<Ra>` Specifies the register that contains the accumulation value.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    absdiff1 = ABS(UInt(R[n]<7:0>) - UInt(R[m]<7:0>));
    absdiff2 = ABS(UInt(R[n]<15:8>) - UInt(R[m]<15:8>));
    absdiff3 = ABS(UInt(R[n]<23:16>) - UInt(R[m]<23:16>));
    absdiff4 = ABS(UInt(R[n]<31:24>) - UInt(R[m]<31:24>));
    result = UInt(R[a]) + absdiff1 + absdiff2 + absdiff3 + absdiff4;
    R[d] = result<31:0>;

Exceptions

None.
4.6.216 USAT

Unsigned Saturate saturates an optionally-shifted signed value to a selected unsigned range.

The Q flag is set if the operation saturates.

**Encodings**

**T1**  
USAT<c> <Rd>,#<imm>,<Rn>{,<shift>}

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| 1  | 1  | 1  | 1  | 0 | 0 | 1 | 1 | 1 | 0 | sh | 0 | Rn | 0 | imm3 | Rd | imm2 | (0) | sat_imm |

\[ d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ \text{saturate
to} = \text{UInt}(\text{sat_imm}); \]

if \( \text{sh} == 1 && \text{imm3:imm2} == \text{'00000'} \) then SEE USAT16 on page 4-447;

\( (\text{shift}_t, \text{shift}_n) = \text{DecodeImmShift}(\text{sh}:'0', \text{imm3:imm2}); \)

if BadReg(d) || BadReg(n) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Thumb Instructions**

**Assembler syntax**

\[
\text{USAT}<c><q> \ <Rd>, \ #<imm>, \ <Rn> (,<shift>)
\]

where:

\(<c><q>\) See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\) Specifies the destination register.

\(<imm>\) Specifies the bit position for saturation, in the range 0 to 31.

\(<Rn>\) Specifies the register that contains the value to be saturated.

\(<shift>\) Specifies the optional shift. If present, it must be one of:

- \(\text{LSL} \ #N\) \(N\) must be in the range 0 to 31.
- \(\text{ASR} \ #N\) \(N\) must be in the range 1 to 31.

If \(<shift>\) is omitted, \(\text{LSL} \ #0\) is used.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   operand = Shift(R[n], shift_t, shift_n, APSR.C); // APSR.C ignored
   (result, sat) = UnsignedSatQ(SInt(operand), saturate_to);
   R[d] = ZeroExtend(result, 32);
   if sat then
      APSR.Q = '1';

**Exceptions**

None.
4.6.217 USAT16

Unsigned Saturate 16 saturates two signed 16-bit values to a selected unsigned range.

The Q flag is set if the operation saturates.

Encodings

T1 USAT16<
Rd>, #<imm>, <Rn>

\[
\begin{array}{cccccccccccccccc}
1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \text{sat}\_\text{imm}
\end{array}
\]

\[\begin{align*}
d &= \text{UInt}(Rd); \\
n &= \text{UInt}(Rn); \\
saturate\_\text{to} &= \text{UInt}(\text{sat}\_\text{imm}); \\
\text{if BadReg}(d) \lor \text{BadReg}(n) \text{ then UNPREDICTABLE;}
\end{align*}\]

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

USAT16<c><q>  <Rd>, #<imm>, <Rn>

where:

<c><q>   See Standard assembler syntax fields on page 4-6.
<Rd>   Specifies the destination register.
<imm>   Specifies the bit position for saturation, in the range 0 to 15.
<Rn>   Specifies the register that contains the values to be saturated.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  (result1, sat1) = UnsignedSatQ(SInt(R[n]<15:0>), saturate_to);
  (result2, sat2) = UnsignedSatQ(SInt(R[n]<31:16>), saturate_to);
  R[d]<15:0> = ZeroExtend(result1, 16);
  R[d]<31:16> = ZeroExtend(result2, 16);
  if sat1 || sat2 then
    APSR.Q = '1';

Exceptions

None.
4.6.218 **USAX**

Unsigned Subtract and Add with Exchange exchanges the two halfwords of the second operand, performs one unsigned 16-bit integer subtraction and one unsigned 16-bit addition, and writes the results to the destination register. It sets the GE bits in the APSR according to the results.

**Encodings**

**T1**  
USAX\(<c> \ <Rd>,<Rn>,<Rm>

| 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1   | 1  | 1  | 1  | 0  | 0  | 1  | 1  | 1  | 0  |   |   |   |   |   |   |   |
| Rn  | 1  | 1  | 1  | 1  |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Rd  | 0  | 1  | 0  | 0  |   |   |   |   |   |   |   |   |   |   |   |   |   |
| Rm  | 0  | 1  | 0  | 0  |   |   |   |   |   |   |   |   |   |   |   |   |   |

\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);\]
\[\text{if BadReg}(d) \ || \ \text{BadReg}(n) \ || \ \text{BadReg}(m) \ \text{then UNPREDICTABLE};\]

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

```plaintext
USAX<c><q>  {<Rd>,} <Rn>, <Rm>
```

where:

* `<c><q>` See *Standard assembler syntax fields* on page 4-6.

* `<Rd>` Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.

* `<Rn>` Specifies the register that contains the first operand.

* `<Rm>` Specifies the register that contains the second operand.

**Operation**

if ConditionPassed() then

```
EncodingSpecificOperations();
sum = UInt(R[n]<15:0>) + UInt(R[m]<31:16>);
diff = UInt(R[n]<31:16>) - UInt(R[m]<15:0>);
R[d]<15:0> = sum<15:0>;
R[d]<31:16> = diff<15:0>;
APSR.GE<1:0> = if sum >= 0x10000 then '11' else '00';
APSR.GE<3:2> = if diff >= 0 then '11' else '00';
```

**Exceptions**

None.
4.6.219 USUB16

Unsigned Subtract 16 performs two 16-bit unsigned integer subtractions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the subtractions.

Encodings

T1 USUB16<c> <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm);
if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

Architecture versions

Encoding T1 All versions of the Thumb instruction set from Thumb-2 onwards.
**Assembler syntax**

```
USUB16<c><q>  {<Rd>,} <Rn>, <Rm>
```

where:

- `<c><q>`: See *Standard assembler syntax fields* on page 4-6.
- `<Rd>`: Specifies the destination register. If `<Rd>` is omitted, this register is the same as `<Rn>`.
- `<Rn>`: Specifies the register that contains the first operand.
- `<Rm>`: Specifies the register that contains the second operand.

**Operation**

```
if ConditionPassed() then
  EncodingSpecificOperations();
  diff1 = UInt(R[n]<15:0>) - UInt(R[m]<15:0>);
  diff2 = UInt(R[n]<31:16>) - UInt(R[m]<31:16>);
  R[d]<15:0>  = diff1<15:0>;
  R[d]<31:16> = diff2<15:0>;
  APSR.GE<1:0> = if diff1 >= 0 then '11' else '00';
  APSR.GE<3:2> = if diff2 >= 0 then '11' else '00';
```

**Exceptions**

None.
4.6.220 USUB8

Unsigned Subtract 8 performs four 8-bit unsigned integer subtractions, and writes the results to the destination register. It sets the GE bits in the APSR according to the results of the subtractions.

**Encodings**

**T1**  
USUB8<c>  <Rd>,<Rn>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>0</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(\text{Rd}); \quad n = \text{UInt}(\text{Rn}); \quad m = \text{UInt}(\text{Rm});\)

if BadReg(d) || BadReg(n) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

USUBB<c><q>  {<Rd>,} <Rn>, <Rm>

where:

<c><q>        See Standard assembler syntax fields on page 4-6.
<Rd>          Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>          Specifies the register that contains the first operand.
<Rm>          Specifies the register that contains the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    diff1 = UInt(R[n]<7:0>) - UInt(R[m]<7:0>);
    diff2 = UInt(R[n]<15:8>) - UInt(R[m]<15:8>);
    diff3 = UInt(R[n]<23:16>) - UInt(R[m]<23:16>);
    diff4 = UInt(R[n]<31:24>) - UInt(R[m]<31:24>);
    R[d]<7:0>   = diff1<7:0>;
    R[d]<15:8>  = diff2<7:0>;
    R[d]<23:16> = diff3<7:0>;
    R[d]<31:24> = diff4<7:0>;
    APSR.GE<0>  = if diff1 >= 0 then '1' else '0';
    APSR.GE<1>  = if diff2 >= 0 then '1' else '0';
    APSR.GE<2>  = if diff3 >= 0 then '1' else '0';
    APSR.GE<3>  = if diff4 >= 0 then '1' else '0';

Exceptions

None.
4.6.221 UXTAB

Unsigned Extend and Add Byte extracts an 8-bit value from a register, zero extends it to 32 bits, adds the result to the value in another register, and writes the final result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

**Encodings**

**T1** \( \text{UXTAB}<c> \quad <Rd>,<Rn>,<Rm>{,<rotation>} \)

<table>
<thead>
<tr>
<th>d</th>
<th>n</th>
<th>m</th>
<th>rotation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000'); \)

if \( n = 15 \) then SEE UXTB on page 4-461;

if BadReg(d) || n == 13 || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1** All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UXTAB<c><q>  {<Rd>,} <Rn>, <Rm> {, <rotation>}

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  Specifies the register that contains the first operand.

<Rm>  Specifies the register that contains the second operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

Note

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = R[n] + ZeroExtend(rotated<7:0>, 32);

Exceptions

None.
4.6.222 **UXTAB16**

Unsigned Extend and Add Byte 16 extracts two 8-bit values from a register, zero extends them to 16 bits each, adds the results to two 16-bit values from another register, and writes the final results to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

**Encodings**

**T1**  
UXTAB16<c> <Rd>,<Rn>,<Rm>{,<rotation>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
</tr>
</tbody>
</table>

\[d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \ \text{rotation} = \text{UInt}(\text{rotate}:'000');\]

if \(n == 15\) then SEE UXTB16 on page 4-463;

if BadReg(d) || n == 13 || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UXTAB16<c><q>  (<Rd>,), <Rn>, <Rm> {, <rotation>}

where:

<c><q>     See Standard assembler syntax fields on page 4-6.
<Rd>     Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.
<Rn>     Specifies the register that contains the first operand.
<Rm>     Specifies the register that contains the second operand.
<rotation>  This can be any one of:
             • ROR #8.
             • ROR #16.
             • ROR #24.
             • Omitted.

Note
If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0> = R[n]<15:0> + ZeroExtend(rotated<7:0>, 16);
    R[d]<31:16> = R[n]<31:16> + ZeroExtend(rotated<23:16>, 16);

Exceptions

None.
4.6.223 **UXTAH**

Unsigned Extend and Add Halfword extracts a 16-bit value from a register, zero extends it to 32 bits, adds the result to a value from another register, and writes the final result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

**Encodings**

**T1**  
UXTAH<c> <Rd>,<Rn>,<Rm>{,<rotation>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Rn</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Rd</td>
<td>1</td>
<td>(0)</td>
<td>rotate</td>
<td>Rm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  rotation = UInt(rotate:'000');  
if n == 15 then SEE UXTH on page 4-465;  
if BadReg(d) || n == 13 || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UXTAH<c><q>  {<Rd>,} <Rn>, <Rm> {, <rotation>}

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> Specifies the register that contains the first operand.

<Rm> Specifies the register that contains the second operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

——— Note ————

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = R[n] + ZeroExtend(rotated<15:0>, 32);

Exceptions

None.
4.6.224 **UXTB**

Unsigned Extend Byte extracts an 8-bit value from a register, zero extends it to 32 bits, and writes the result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.

**Encodings**

**T1**  
UXTB\(<c> \ <Rd>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{rotation} = 0;\)

**T2**  
UXTB\(<c> \ <Rd>,<Rm>{,<rotation>}\)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1  | 1  | 1  | 1  | 1  | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Rd | 1 | (0) | rotate | Rm |

\(d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{rotation} = \text{UInt}(\text{rotate}:'000');\)

if BadReg(d) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from ARMv6 onwards.

**Encoding T2**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UXTB<c><q>  <Rd>, <Rm> {, <rotation>}

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register.

<Rm>  Specifies the register that contains the second operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

Note

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = ZeroExtend(rotated<7:0>, 32);

Exceptions

None.
4.6.225 **UXTB16**

Unsigned Extend Byte 16 extracts two 8-bit values from a register, zero extends them to 16 bits each, and writes the results to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit values.

**Encodings**

**T1**  
UXTB16<\text{c}> <Rd>,<Rm>{,<rotation>}

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Rd</td>
<td>1</td>
</tr>
</tbody>
</table>

\(d = \text{UInt}(\text{Rd}); \ m = \text{UInt}(\text{Rm}); \ \text{rotation} = \text{UInt}(\text{rotate}:'000');\)

if BadReg(d) || BadReg(m) then UNPREDICTABLE;

**Architecture versions**

**Encoding T1**  
All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UXTB16<c><q>  <Rd>, <Rm> {, <rotation>}

where:

<c><q>       See Standard assembler syntax fields on page 4-6.
<Rd>        Specifies the destination register.
<Rm>        Specifies the register that contains the second operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

--- Note ---

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

---

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d]<15:0>  = ZeroExtend(rotated<7:0>, 16);
    R[d]<31:16> = ZeroExtend(rotated<23:16>, 16);

---

Exceptions

None.
4.6.226  UXTH

Unsigned Extend Halfword extracts a 16-bit value from a register, zero extends it to 32 bits, and writes the result to the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 16-bit value.

Encodings

T1  UXTH<c> <Rd>,<Rm>

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & \text{Rm} & \text{Rd}
\end{array}
\]

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad \text{rotation} = 0;\]

T2  UXTH<c> <Rd>,<Rm>{,<rotation>}

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 1 & 5 & 1 & 4 & 1 & 3 & 1 & 2 & 1 & 1 & 0 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \text{Rd} & 1 & (0) & \text{rotate} & \text{Rm}
\end{array}
\]

\[d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \quad \text{rotation} = \text{UInt}(\text{rotate}:'000');\]

if BadReg(d) || BadReg(m) then UNPREDICTABLE;

Architecture versions

Encoding T1  All versions of the Thumb instruction set from ARMv6 onwards.

Encoding T2  All versions of the Thumb instruction set from Thumb-2 onwards.
Assembler syntax

UXTH<c><q>  <Rd>, <Rm> {, <rotation>}

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register.

<Rm>  Specifies the register that contains the second operand.

<rotation>

This can be any one of:

- ROR #8.
- ROR #16.
- ROR #24.
- Omitted.

Note

If your assembler accepts shifts by #0 and treats them as equivalent to no shift or LSL #0, then it must accept ROR #0 here. It is equivalent to omitting <rotation>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = ZeroExtend(rotated<15:0>, 32);

Exceptions

None.
4.6.227  WFE

Wait For Event is a hint instruction. If the Event Register is clear, it suspends execution in the lowest power state available consistent with a fast wakeup without the need for software restoration, until one of the following events occurs:

- an IRQ interrupt, unless masked by the CPSR I-bit
- an FIQ interrupt, unless masked by the CPSR F-bit
- an Imprecise Data abort, unless masked by the CPSR A-bit
- a Debug Entry request, if Debug is enabled
- an Event signaled by another processor using the SEV (Send Event) instruction
- Reset.

If the Event Register is set, Wait For Event clears it and returns immediately.

Encodings

**T1  WFE<>**

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0
\end{array}
\]

// Do nothing

**T2  WFE<> .W**

\[
\begin{array}{cccccccccccccccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & (1)(1)(1)(1) & 1 & 0 & (0) & (0) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0
\end{array}
\]

// Do nothing

Architecture versions

**Encodings T1, T2**  All versions of the Thumb instruction set from v6K onwards.
Assembler syntax

WFE<c><q>
where:

<c><q> See Standard assembler syntax fields on page 4-6.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if EventRegistered() then
        ClearEventRegister();
    else
        WaitForEvent();

Exceptions

None.
4.6.228  WFI

Wait For Interrupt is a hint instruction. It suspends execution, in the lowest power state available consistent with a fast wakeup without the need for software restoration, until one of the following events occurs:

- an IRQ interrupt, regardless of the CPSR I-bit
- an FIQ interrupt, regardless of the CPSR F-bit
- an Imprecise Data abort, regardless of the CPSR A-bit
- a Debug Entry request, if Debug is enabled
- Reset.

**Encodings**

**T1**  \( \text{WFI}<c> \)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

// Do nothing

**T2**  \( \text{WFI}<c>.W \)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|
| 1  | 1  | 1  | 1  | 0 | 0 | 1 | 1 | 0 | 1 | 0 | (1) | (1) | (1) | 1 | 0 | (0) | 0 | (0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

// Do nothing

**Architecture versions**

**Encodings T1, T2**  All versions of the Thumb instruction set from v6K onwards.
Assembler syntax

WFI<c><q>

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   WaitForInterrupt();

Exceptions

None.
4.6.229 YIELD

YIELD is a hint instruction. It allows software with a multithreading capability to indicate to the hardware that it is performing a task, for example a spinlock, that could be swapped out to improve overall system performance. Hardware can use this hint to suspend and resume multiple code threads if it supports the capability.

Encodings

T1  YIELD<c>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 1 1 1 1 0 0 0 1 0 0 0 0

// Do nothing

T2  YIELD<c>.W

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

// Do nothing

Architecture versions

Encodings T1, T2  All versions of the Thumb instruction set from v6K onwards.
Assembler syntax

YIELD<c><q>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    Hint_Yield();

Exceptions

None.
Chapter 5
New ARM instructions

This chapter describes the new ARM® instructions introduced with Thumb®-2. It contains the following section:

•  *Alphabetical list of new ARM instructions* on page 5-2.
5.1 **Alphabetical list of new ARM instructions**

Every new ARM instruction introduced with Thumb-2 is listed in this chapter. See *Format of instruction descriptions* on page 4-2 for details of the format used.
5.1.1 BFC

BFC (Bit Field Clear) clears any number of adjacent bits at any position in a register, without affecting the other bits in the register.

**Encodings**

**Encoding A1**

```plaintext
BFC<c> <Rd>, #<lsb>, #<width>
```

<table>
<thead>
<tr>
<th>cond</th>
<th>msb</th>
<th>Rd</th>
<th>lsb</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(\text{Rd}); \text{ msbit} = \text{UInt}(\text{msb}); \text{ lsb} = \text{UInt}(\text{lsb}); \]
\[ \text{if } d == 15 \text{ then UNPREDICTABLE;} \]

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from ARMv6T2 onwards.

**Assembler Syntax**

```plaintext
BFC<c><q> <Rd>, #<lsb>, #<width>
```

where:

- `<c><q>` See *Standard assembler syntax fields* on page 4-6.
- `<Rd>` Specifies the destination register.
- `<lsb>` Specifies the least significant bit that is to be cleared.
- `<width>` Specifies the number of bits to be cleared.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    if msbit >= lsb then
        R[d]<msbit:lsbit> = Replicate('0', msbit-lsbit+1);
        // Other bits of R[d] are unchanged
    else
        UNPREDICTABLE;
```

**Exceptions**

None.
5.1.2 BFI

Bit Field Insert copies any number of low order bits from a register into the same number of adjacent bits at any position in the destination register.

**Encodings**

**A1**  \( \text{BFI}<c> <\text{Rd}>,<\text{Rn}>,#<\text{lsb}>,#<\text{width}> \)

<table>
<thead>
<tr>
<th>cond</th>
<th>msb</th>
<th>Rd</th>
<th>1sb</th>
<th>0</th>
<th>1</th>
<th>Rm</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 1 0</td>
<td></td>
<td></td>
<td>0 0 1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( d = \text{UInt}(\text{Rd}); \ n = \text{UInt}(\text{Rn}); \ msbit = \text{UInt}(\text{msb}); \ lsbit = \text{UInt}(\text{lsb}); \)

if \( n == 15 \) then SEE \( \text{BFC} \) on page 5-3;

if \( d == 15 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1**  All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

BFI<c><q> Rd, Rn, lsb, width

where:

<c><q> See Standard assembler syntax fields on page 4-6.

<Rd> Specifies the destination register.

<Rn> Specifies the source register.

<lsb> Specifies the least significant destination bit.

<width> Specifies the number of bits to be copied.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    if msbit >= lsb then
        Rd[msbit:lsbit] = R[n](msbit-lsb):0;
        // Other bits of Rd are unchanged
    else
        UNPREDICTABLE;

Exceptions

None.
5.1.3 CLREX

Clear Exclusive clears the local record of the executing processor that an address has had a request for an exclusive access.

Encodings

A1 CLREX

// Do nothing

Architecture versions

Encoding A1 All versions of the ARM instruction set from v6K onwards.

Assembler syntax

CLREX<c><q>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

Encoding A1 only supports unconditional execution, so <c> must be omitted or AL if the instruction is to be assembled to ARM. The <c> qualifier is only useful when assembling to Thumb.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    ClearExclusiveMonitors();

Exceptions

None.
5.1.4 DBG

Debug Hint provides a hint to debug and related systems. See their documentation for what use (if any) they make of this instruction.

**Encodings**

**A1**  
DBG<c> #<option>

```plaintext
| cond | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | option |
```

// Do nothing

**Architecture versions**

**Encoding A1**  
All versions of the ARM instruction set from v7 onwards.

**Assembler syntax**

DBG<c><q> #<option>

where:

<c><q>  
See *Standard assembler syntax fields* on page 4-6.

Encoding A1 only supports unconditional execution, so <c> must be omitted or AL if the instruction is to be assembled to ARM. The <c> qualifier is only useful when assembling to Thumb.

<option>  
Provides extra information about the hint, and is in the range 0 to 15.

**Operation**

if ConditionPassed() then  
  EncodingSpecificOperations();  
  Hint_Debug(option);

**Exceptions**

None.
5.1.5 DMB

Data Memory Barrier acts as a memory barrier. It ensures that all explicit memory accesses that appear in program order before the DMB instruction are observed before any explicitly memory accesses that appear in program order after the DMB instruction. It does not affect the ordering of any other instructions executing on the processor.

**Encodings**

**A1**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 1  | 1  | 1  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | (1) | (1) | (1) | (1) | (1) | (1) | (1) | (0) | (0) | (0) | 0  | 1  | 0  | 1  | option |

// Do nothing

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from v7 onwards.

**Assembler syntax**

DMB<c><q> {<opt>}

where:

<c><q> See Standard assembler syntax fields on page 4-6.

Encoding A1 only supports unconditional execution, so <c> must be omitted or \texttt{AL} if the instruction is to be assembled to ARM. The <c> qualifier is only useful when assembling to Thumb.

<opt> Specifies an optional limitation on the DMB operation. Allowed values are:

SY Full system DMB operation, encoded as option == '1111'. Can be omitted.

All other encodings of option are RESERVED. The corresponding instructions execute as full system DMB operations, but should not be relied upon by software.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    DataMemoryBarrier(option);

**Exceptions**

None.
5.1.6 DSB

Data Synchronization Barrier acts as a special kind of memory barrier. No instruction in program order after this instruction can execute until this instruction completes. This instruction completes when:

- All explicit memory accesses before this instruction complete.
- All Cache, Branch predictor and TLB maintenance operations before this instruction complete.

**Encodings**

**A1**  

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 1 0 1 1 1 (1) (1) (1) (1) (1) (1) (0) (0) (0)</td>
</tr>
<tr>
<td>// Do nothing</td>
</tr>
</tbody>
</table>

**Architecture versions**

**Encoding A1**  

All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

DSB<c><q> {<opt>}

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

Encoding A1 only supports unconditional execution, so <c> must be omitted or AL if the
instruction is to be assembled to ARM. The <c> qualifier is only useful when assembling
to Thumb.

<opt>  Specifies an optional limitation on the DSB operation. Allowed values are:

SY  Full system DSB operation, encoded as option == '1111'. Can be omitted.
UN  DSB operation only out to the point of unification, encoded as option == '0111'.
ST  DSB operation that waits only for stores to complete, encoded as option ==
    '1110'.
UNST  DSB operation that waits only for stores to complete and only out to the point
    of unification, encoded as option == '0110'.

All other encodings of option are RESERVED. The corresponding instructions execute as full
system DSB operations, but should not be relied upon by software.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    DataSynchronizationBarrier(option);

Exceptions

None.
5.1.7 ISB

Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. It ensures that the effects of context altering operations, such as changing the ASID, or completed TLB maintenance operations, or branch predictor maintenance operations, as well as all changes to the CP15 registers, executed before the ISB instruction are visible to the instructions fetched after the ISB.

In addition, the ISB instruction ensures that any branches that appear in program order after it are always written into the branch prediction logic with the context that is visible after the ISB instruction. This is required to ensure correct execution of the instruction stream.

Encodings

<table>
<thead>
<tr>
<th>A1</th>
<th>ISB</th>
</tr>
</thead>
<tbody>
<tr>
<td>111101010111 ( 1 ) ( 1 ) ( 1 ) ( 1 ) ( 1 ) ( 1 ) ( 1 ) ( 0 ) ( 0 ) ( 0 ) ( 0 ) 0110</td>
<td>option</td>
</tr>
</tbody>
</table>

// Do nothing

Architecture versions

Encoding A1 All versions of the ARM instruction set from ARMv6T2 onwards.

Assembler syntax

ISB<c><q> {<opt>}

where:

<c><q> See Standard assembler syntax fields on page 4-6.

Encoding A1 only supports unconditional execution, so <c> must be omitted or AL if the instruction is to be assembled to ARM. The <c> qualifier is only useful when assembling to Thumb.

<opt> Specifies an optional limitation on the ISB operation. Allowed values are:

SY Full system ISB operation, encoded as option == '1111'. Can be omitted.

All other encodings of option are RESERVED. The corresponding instructions execute as full system ISB operations, but should not be relied upon by software.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    InstructionSynchronizationBarrier(option);
Exceptions

None.
5.1.8 LDREXB

Load Register Exclusive Byte derives an address from a base register value, loads a byte from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor
- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

Encodings

**A1**  
LDREXB<

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
</tr>
</tbody>
</table>

\( t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \)

if \( t == 15 \) || \( n == 15 \) then UNPREDICTABLE;

Architecture versions

**Encoding A1**  
All versions of the ARM instruction set from v6K onwards.
Assembler syntax

LDREXB<c><q>  <Rt>,  [<Rn>]

where:

<c><q>     See *Standard assembler syntax fields* on page 4-6.
<Rt>     Specifies the destination register.
<Rn>     Specifies the base register.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   address = R[n];
   SetExclusiveMonitors(address,1);
   R[t] = MemAA[address,1];

Exceptions

Data Abort.
5.1.9 LDREXD

Load Register Exclusive Doubleword derives an address from a base register value, loads a 64-bit doubleword from memory, writes it to two registers and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor
- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

**Encodings**

**A1** \( \text{LDREXD}\langle c \rangle \ <Rt>,\{<Rt2>,\}[<Rn>] \)

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
</tr>
</tbody>
</table>

\( t = \text{UInt}(Rt); \quad t2 = t+1; \quad n = \text{UInt}(Rn); \)

if \( Rt<0 \) = ‘1’ \(|\) | \( Rt == '1110' \) \(|\) | \( n == 15 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from v6K onwards.
Assembler syntax

LDREXD<c><q>  <Rt>, {<Rt2>,} [<Rn>]

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rt>  Specifies the first destination register.

<Rt2>  Optionally specifies the second destination register.

<Rn>  Specifies the base register.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n];
  SetExclusiveMonitors(address,8);
  value = MemAA[address,8];
  // Extract words from 64-bit loaded value such that R[t] is
  // loaded from address and R[t2] from address+4.
  if BigEndian() then
    R[t]  = value<63:32>;  // = contents of word at address
    R[t2] = value<31:0>;   // = contents of word at address+4
  else
    R[t]  = value<31:0>;   // = contents of word at address
    R[t2] = value<63:32>;  // = contents of word at address+4

Exceptions

Data Abort.
Load Register Exclusive Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it to form a 32-bit word, writes it to a register and:

- if the address has the Shared Memory attribute, marks the physical address as exclusive access for the executing processor in a shared monitor
- causes the executing processor to indicate an active exclusive access in the local monitor.

See Memory accesses on page 4-13 for information about memory accesses.

**Encodings**

**A1** \texttt{LDREXH<c> <Rt>, [<Rn>]}

<table>
<thead>
<tr>
<th>cond</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>Rn</th>
<th>Rt</th>
<th>(1)(1)(1)(1)</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>(1)(1)(1)(1)</th>
</tr>
</thead>
</table>

\(t = \text{UInt}(Rt)\); \(n = \text{UInt}(Rn)\);  
if \(t == 15 \mid n == 15\) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from v6K onwards.
**Assembler syntax**

LDREXH<c><q>  <Rt>, [<Rn>]

where:

<c><q>    See *Standard assembler syntax fields* on page 4-6.

<Rt>    Specifies the destination register.

<Rn>    Specifies the base register.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    SetExclusiveMonitors(address,2);
    R[t] = MemAA[address,2];

**Exceptions**

Data Abort.
5.1.11 LDRHT

Load Register Halfword Unprivileged calculates an address from a base register value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encodings

A1  LDRHT<c> <Rt>, [<Rn>] {, #+/-<offset_8>}

<table>
<thead>
<tr>
<th>cond</th>
<th>0 0 0 0</th>
<th>U</th>
<th>1</th>
<th>1</th>
<th>Rn</th>
<th>Rt</th>
<th>imm4H</th>
<th>1 0 1 1</th>
<th>imm4L</th>
</tr>
</thead>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1'); \]
\[ \text{offset} = \text{ZeroExtend}(\text{imm4H:imm4L}, 32); \]
\[ \text{if } t == 15 \mid n == 15 \mid n == t \text{ then UNPREDICTABLE; } \]

A2  LDRHT<c> <Rt>, [<Rn>], #+/-<Rm>

<table>
<thead>
<tr>
<th>cond</th>
<th>0 0 0 0</th>
<th>U</th>
<th>0</th>
<th>1</th>
<th>Rn</th>
<th>Rt</th>
<th>(0)(0)(0)(0)</th>
<th>1 0 1 1</th>
<th>Rm</th>
</tr>
</thead>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1'); \]
\[ \text{offset} = R[m]; \]
\[ \text{if } t == 15 \mid n == 15 \mid n == t \mid m == 15 \text{ then UNPREDICTABLE; } \]

Architecture versions

Encodings A1, A2  All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

LDRHT<c><q>  <Rt>, [<Rn>] (, #<imm>)
LDRHT<c><q>  <Rt>, [<Rn>], +/-<Rm>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.
<Rt>  Specifies the destination register.
<Rn>  Specifies the base register.
<imm>  Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.
<Rm>  Specifies the register containing the offset.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if postindex then R[n] else offset_addr;
    if postindex then R[n] = offset_addr;
    R[t] = ZeroExtend(MemU_unpriv[address,2], 32);

Exceptions

Data Abort.
5.1.12 LDRSBT

Load Register Signed Byte Unprivileged calculates an address from a base register value and an immediate offset, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encodings

**A1** LDRSBT<c> <Rt>, [<Rn>] {, #+-<offset_8>}

<table>
<thead>
<tr>
<th>cond</th>
<th>0 0 0 0</th>
<th>U</th>
<th>1</th>
<th>1</th>
<th>Rn</th>
<th>Rt</th>
<th>imm4H</th>
<th>1 1 0 1</th>
<th>imm4L</th>
</tr>
</thead>
</table>

t = UInt(Rt); n = UInt(Rn); postindex = TRUE; add = (U == '1');
offset = ZeroExtend(imm4H:imm4L, 32);
if t == 15 || n == 15 || n == t then UNPREDICTABLE;

**A2** LDRSBT<c> <Rt>, [<Rn>], #+-<Rm>

<table>
<thead>
<tr>
<th>cond</th>
<th>0 0 0 0</th>
<th>U</th>
<th>0</th>
<th>1</th>
<th>Rn</th>
<th>Rt</th>
<th>(0)(0)(0)(0)</th>
<th>1 1 0 1</th>
<th>Rm</th>
</tr>
</thead>
</table>

t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
postindex = TRUE; add = (U == '1');
offset = R[m];
if t == 15 || n == 15 || n == t || m == 15 then UNPREDICTABLE;

Architecture versions

**Encodings A1, A2** All versions of the ARM instruction set from ARMv6T2 onwards.
**Assembler syntax**

LDRSBT<c><q>  <Rt>, [<Rn>] {, #<imm>}
LDRSBT<c><q>  <Rt>, [<Rn>], +/-<Rm>

where:

<c><q>  See *Standard assembler syntax fields* on page 4-6.

<Rt>  Specifies the destination register.

<Rn>  Specifies the base register.

<imm>  Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.

<Rm>  Specifies the register containing the offset.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if postindex then R[n] else offset_addr;
    if postindex then R[n] = offset_addr;
    R[t] = SignExtend(MemU_unpriv[address,1], 32);

**Exceptions**

Data Abort.
5.1.13 **LDRSHT**

Load Register Signed Halfword Unprivileged calculates an address from a base register value and an immediate offset, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. See *Memory accesses* on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

**Encodings**

**A1**  
LDRHT<c> <Rt>, [<Rn>] {, #+/-<offset_8>}

```plaintext
| cond | 0 0 0 0 | U | 1 | 1 | Rn | Rt | imm4H | 1 1 1 | imm4L |
```

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1') \]
\[ \text{offset} = \text{ZeroExtend}(\text{imm4H:imm4L, 32}); \]
\[ \text{if } t == 15 \quad || \quad n == 15 \quad || \quad n == t \text{ then UNPREDICTABLE}; \]

**A2**  
LDRHT<c> <Rt>, [<Rn>], #+/-<Rm>

```plaintext
| cond | 0 0 0 0 | U | 0 | 1 | Rn | Rt | (0)(0)(0)(0) | 1 1 1 | Rm |
```

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]
\[ \text{postindex} = \text{TRUE}; \quad \text{add} = (U == '1') \]
\[ \text{offset} = R[m]; \]
\[ \text{if } t == 15 \quad || \quad n == 15 \quad || \quad n == t \quad || \quad m == 15 \text{ then UNPREDICTABLE}; \]

**Architecture versions**

**Encodings A1, A2**  
All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

LDRSHT<c><q>  <Rt>, [<Rn>] {, #<imm>}
LDRSHT<c><q>  <Rt>, [<Rn>], +/-<Rm>

where:

<c><q>       See Standard assembler syntax fields on page 4-6.
<Rt>        Specifies the destination register.
<Rn>        Specifies the base register.
<imm>       Specifies the immediate offset added to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.
<Rm>        Specifies the register containing the offset.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if postindex then R[n] else offset_addr;
  if postindex then R[n] = offset_addr;
  R[t] = SignExtend(MemU_unpriv[address,2], 32);

Exceptions

Data Abort.
5.1.14 MLS

Multiply and Subtract multiplies two register values, and subtracts the least significant 32 bits of the result from a third register value. These 32 bits do not depend on whether signed or unsigned calculations are performed. The result is written to the destination register.

**Encodings**

A1  
MLS<
\begin{tabular}{l}
\hline
\text{cond} & 0 & 0 & 0 & 0 & 1 & 1 & 0 & \text{Rd} & \text{Ra} & \text{Rm} & 1 & 0 & 0 & 1 & \text{Rn} \\
\end{tabular}
\end{array}

\begin{align*}
d &= \text{UInt(Rd)}; \\
n &= \text{UInt(Rn)}; \\
m &= \text{UInt(Rm)}; \\
a &= \text{UInt(Ra)};
\end{align*}

if \( d = 15 \) \text{ || } \( n = 15 \) \text{ || } \( m = 15 \) \text{ || } \( a = 15 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1**  
All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

MLS<\text{c}<q>\text{>}<Rd>, <Rn>, <Rm>, <Ra>

where:

<\text{c}<q>\text{>} See Standard assembler syntax fields on page 4-6.

\text{<Rd>} Specifies the destination register.

\text{<Rn>} Specifies the register that contains the first operand.

\text{<Rm>} Specifies the register that contains the second operand.

\text{<Ra>} Specifies the register containing the accumulate value.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    operand1 = SInt(R[n]); // or UInt(R[n]) without functionality change
    operand2 = SInt(R[m]); // or UInt(R[m]) without functionality change
    addend = SInt(R[a]); // or UInt(R[a]) without functionality change
    result = addend - operand1 * operand2;
    R[d] = result<31:0>;

Exceptions

None.
5.1.15 **MOV (immediate), new MOVW variant**

This new variant of MOV (immediate) writes a 16-bit immediate value to the destination register.

**Encodings**

Encoding A1 is the existing ARM MOV (immediate) encoding.

**A2**

\[
\text{MOVW}<c> \ <Rd>, #<\text{imm16}>
\]

<table>
<thead>
<tr>
<th>cond</th>
<th>0 0 1 1</th>
<th>0 0 0 0</th>
<th>imm4</th>
<th>Rd</th>
<th>imm12</th>
</tr>
</thead>
</table>

\[
d = \text{UInt}(\text{Rd}); \ \text{setflags} = \text{FALSE};
\]

\[
(\text{imm32}, \text{carry}) = (\text{ZeroExtend}(\text{imm4:imm12}, 32), \text{APSR.C});
\]

// carry is a "don't care" value

if \(d == 15\) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

MOV{S}<c><q> <Rd>, #<const>  All encodings permitted
MOVW<c><q> <Rd>, #<const>  Only encoding A2 permitted

where:

S   If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

<c><q>  See Standard assembler syntax fields on page 4-6.

<Rd>  Specifies the destination register.

<const>  Specifies the immediate value to be placed in <Rd>. The range of allowed values is 0-65535 for encoding A2 and as described in the ARM Architecture Reference Manual for encoding A1. When both encodings are available for an instruction, encoding A1 is preferred to encoding A2 (if encoding A2 is required, use the MOVW syntax).

The pre-UAL syntax MOV<c>S is equivalent to MOV<c>.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = imm32;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
5.1.16 MOVT

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

**Encodings**

### A1

<table>
<thead>
<tr>
<th>cond</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>imm4</th>
<th>Rd</th>
<th>imm12</th>
</tr>
</thead>
</table>

\(d = \text{UInt}(\text{Rd})\); \(\text{imm16} = \text{imm4:imm12}\);
\(\text{if } d == 15 \text{ then UNPREDICTABLE}\);

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from ARMv6T2 onwards.
**Assembler syntax**

MOV<T><q>  <Rd>, #<imm16>

where:

<T><q>    See *Standard assembler syntax fields* on page 4-6.

<Rd>     Specifies the destination register.

<imm16>   Specifies the immediate value to be written to <Rd>. It must be in the range 0-65535.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    R[d]<31:16> = imm16;
    // R[d]<15:0> unchanged

**Exceptions**

None.
5.1.17  NOP

No Operation does nothing.

**Encodings**

**A1  NOP<cond>**

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| cond | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

// Do nothing

**Architecture versions**

**Encoding A1**  All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

NOP%c%c

where:

%c%c   See Standard assembler syntax fields on page 4-6.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    // Do nothing

Exceptions

None.
5.1.18 PLI (immediate)

Preload Instruction signals the memory system that instruction memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the instruction cache.

Encodings

A1 PLI [<Rn>,#+/-<imm12>]

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 1 0 0 U 1 0 1 Rn 1 1 1 1 imm12</td>
</tr>
</tbody>
</table>

n = UInt(Rn); imm32 = ZeroExtend(imm12, 32); add = (U == '1');

Architecture versions

Encoding A1 All versions of the ARM instruction set from v7 onwards.
Assembler syntax

\texttt{PLI<c><q> \ [<Rn>, \#+/^-<imm12>]}

where:

\(<c><q>\) \quad \text{See} \ \textit{Standard assembler syntax fields} \text{ on page 4-6.}

Encoding A1 only supports unconditional execution, so \(<c>\) must be omitted or \texttt{AL} if the instruction is to be assembled to ARM. The \(<c>\) qualifier is only useful when assembling to Thumb.

\(<Rn>\) \quad \text{Is the base register.}

\(<\text{imm12}>\) \quad \text{Specifies the offset from the base register.}

Operation

\texttt{if ConditionPassed() then} \\
\hspace{1em} \texttt{EncodingSpecificOperations();} \\
\hspace{1em} \texttt{base = if n == 15 then Align(PC,4) else R[n];} \\
\hspace{1em} \texttt{address = if add then (base + \text{imm32}) else (base - \text{imm32});} \\
\hspace{1em} \texttt{Hint_PreloadInstr(address);} \\

Exceptions

None.
5.1.19 PLI (register)

Preload Instruction signals the memory system that instruction memory accesses from a specified address are likely in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as pre-loading the cache line containing the specified address into the instruction cache.

Encodings

**A1**  
PLI [<Rn>,<Rm>{, <shift>}]

|   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|   | 1  | 1  | 1  | 1  | 0  | 1  | 1  | 0  | U  | 1  | 0  | 1  | Rn | 1  | 1  | 1  | 1  | imm5 | type | 0 | Rm |

n = UInt(Rn);  m = UInt(Rm);  add = (U == '1');  
(shift_t, shift_n) = DecodeImmShift(type, imm5);  
if m == 15 then UNPREDICTABLE;

Architecture versions

**Encoding A1**  
All versions of the ARM instruction set from v7 onwards.
**Assembler syntax**

\[
\text{PLI}<c><q> \ [<Rn>, <Rm> \{, <shift>\}]
\]

where:

\(<c><q>\) See *Standard assembler syntax fields* on page 4-6.

Encoding A1 only supports unconditional execution, so \(<c>\) must be omitted or \(\text{AL}\) if the instruction is to be assembled to ARM. The \(<c>\) qualifier is only useful when assembling to Thumb.

\(<Rn>\) Is the base register.

\(<Rm>\) Is the optionally shifted offset register.

\(<shift>\) Specifies the shift to apply to the value read from \(<Rm>\). See *Constant shifts applied to a register* on page 4-10 for details.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  offset = Shift(R[m], shift_t, shift_n, APSR.C);
  address = if add then (R[n] + offset) else (R[n] - offset);
  Hint_PreloadInstr(address);

**Exceptions**

None.
5.1.20 RBIT

Reverse Bits reverses the bit order in a 32-bit register.

**Encodings**

**A1**

RBIT\(<c>\)  \(<Rd>\), \(<Rm>\)

\[
\begin{array}{ccccccccccccccccccccc}
| cond | 0 | 1 | 1 | 0 | 1 | 1 | 1 | (1) | (1) | (1) | Rd | (1) | (1) | (1) | 0 | 0 | 1 | 1 | Rm |
\end{array}
\]

\(d = \text{UInt}(Rd)\); \(m = \text{UInt}(Rm)\);
if \(d == 15 || m == 15\) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1**

All versions of the ARM instruction set from ARMv6T2 onwards.

**Assembler syntax**

RBIT\(<c><q>\)  \(<Rd>\), \(<Rm>\)

where:

\(<c><q>\)

See *Standard assembler syntax fields* on page 4-6.

\(<Rd>\)

Specifies the destination register.

\(<Rm>\)

Specifies the register that contains the operand.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    bits(32) result;
    for \(i = 0\) to \(31\) do
        result\(<31-i> = R[m]<i>;
    R[d] = result;

**Exceptions**

None.
5.1.21 SBFX

Signed Bit Field Extract extracts any number of adjacent bits at any position from one register, sign extends them to 32 bits, and writes the result to the destination register.

**Encodings**

**A1**  
SBFX\(<c>\)  \(<Rd>\),\(<Rn>\),\(#<lsb>\),\(#<width>\)

<table>
<thead>
<tr>
<th>cond</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>widthm1</th>
<th>Rd</th>
<th>1sb</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>Rn</th>
</tr>
</thead>
</table>

\(d = \text{UInt}(Rd); \ n = \text{UInt}(Rn);\)
\(\text{lsbit} = \text{UInt}(\text{imm3}:\text{imm2}); \ \text{widthminus1} = \text{UInt}(\text{widthm1});\)
\(\text{if } d == 15 | | n == 15 \text{ then UNPREDICTABLE;}\)

**Architecture versions**

**Encoding A1**   
All versions of the ARM instruction set from ARMv6T2 onwards.
### Assembler syntax

\[
\text{SBFX}<c><q> \quad \langle Rd\rangle, \langle Rn\rangle, \#\langle lsb\rangle, \#\langle width\rangle
\]

where:

\(<c><q>\) \quad \text{See Standard assembler syntax fields on page 4-6.}

\(<Rd>\) \quad \text{Specifies the destination register.}

\(<Rn>\) \quad \text{Specifies the register that contains the first operand.}

\(<lsb>\) \quad \text{is the bit number of the least significant bit in the bitfield (in the range 0-31).}

\(<width>\) \quad \text{is the width of the bitfield (in the range 1-32).}

### Operation

\[
\text{if ConditionPassed() then}
  \quad \text{EncodingSpecificOperations();}
  \quad \text{msbit} = \text{lsbit} + \text{width}-1;
  \quad \text{if msbit} \leq 31 \text{ then}
    \quad \text{R}[d] = \text{SignExtend}(R[n]<\text{msbit}:\text{lsbit}>, 32);
  \quad \text{else}
    \quad \text{UNPREDICTABLE;}
\]

### Exceptions

None.
5.1.22 SEV

Send Event is a hint instruction. It causes an event to be signaled to all CPUs within the multiprocessor system.

**Encodings**

**A1 SEV<c>**

<table>
<thead>
<tr>
<th>cond</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
</table>

// Do nothing

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from v6K onwards.
**Assembler syntax**

```
SEV<c><q>
```

where:

```
<c><q>  See *Standard assembler syntax fields* on page 4-6.
```

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    Hint_SendEvent();
```

**Exceptions**

None.
5.1.23 SMC (formerly SMI)

Secure Monitor Call causes a Secure Monitor exception.

**Encodings**

**A1** SMC<c> <imm4>

<table>
<thead>
<tr>
<th>MM</th>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>cond</td>
<td>0 0 0 1 0 1 1</td>
</tr>
<tr>
<td>imm4</td>
<td>0 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)</td>
</tr>
</tbody>
</table>

\[\text{imm32} = \text{ZeroExtend}(\text{imm4}, 32);\]

// imm32 is for assembly/disassembly only and is ignored by hardware
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from v6 onwards, if Security Extensions are implemented.
Assembler syntax

SMC<c><q> <imm4>

where:

<c><q>  See Standard assembler syntax fields on page 4-6.

<imm4>  Is a 4-bit immediate value. This is ignored by the ARM processor. It can be used by the SMI exception handler (secure monitor code) to determine what service is being requested, but this is not recommended.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    CallSecureMonitor();

Exceptions

None.
5.1.24  **STREXB**

Store Register Exclusive Byte derives an address from a base register value, and stores a byte from a register to memory if the executing processor has exclusive access to the memory addressed.

See *Memory accesses* on page 4-13 for information about memory accesses.

**Encoding**

**A1**  \( \text{STREXB}<c> \ <Rd>,<Rt>,[<Rn>] \)

<table>
<thead>
<tr>
<th>cond</th>
<th>0 0 0 1 1 1 0</th>
<th>Rn</th>
<th>Rd</th>
<th>(1)(1)(1)(1)</th>
<th>1 0 0 1</th>
<th>Rt</th>
</tr>
</thead>
</table>

\( d = \text{UInt}(Rd); \ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \)

if \( d == 15 \ || \ t == 15 \ || \ n == 15 \) then UNPREDICTABLE;

if \( d == n \ || \ d == t \) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1**  All versions of the ARM instruction set from v6K onwards.
Assembler syntax

STREXB<c><q> <Rd>, <Rt>, [<Rn>]

where:

<c><q>      See Standard assembler syntax fields on page 4-6.
<Rd>      Specifies the destination register for the returned status value. The value returned is:
0       if the operation updates memory
1       if the operation fails to update memory.
<Rt>      Specifies the source register.
<Rn>      Specifies the base register.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if ExclusiveMonitorsPass(address,1) then
        MemAA[address,1] = R[t];
        R[d] = 0;
    else
        R[d] = 1;

Exceptions

Data Abort.
5.1.25 STREXD

Store Register Exclusive Doubleword derives an address from a base register value, and stores a 64-bit doubleword from two registers to memory if the executing processor has exclusive access to the memory addressed.

See Memory accesses on page 4-13 for information about memory accesses.

Encoding

<table>
<thead>
<tr>
<th>cond</th>
<th>Rn</th>
<th>Rd</th>
<th>(1)(1)(1)(1)</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>Rt</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
</tr>
</tbody>
</table>

d = UInt(Rd); t = UInt(Rt); t2 = t+1; n = UInt(Rn);
if d == 15 || Rt<0> = '1' || Rt == '1110' || n == 15 then UNPREDICTABLE;
if d == n || d == t || d == t2 then UNPREDICTABLE;

Architecture versions

Encoding A1 All versions of the ARM instruction set from v6K onwards.
Assembler syntax

STREXD\(<c><q>\)  \(<Rd>, <Rt>, <Rt2>, [<Rn>]\)

where:

\(<c><q>\)  See Standard assembler syntax fields on page 4-6.

\(<Rd>\)  Specifies the destination register for the returned status value. The value returned is:
0  if the operation updates memory
1  if the operation fails to update memory.

\(<Rt>\)  Specifies the first source register. Rt must be an even-numbered register, and not R14.

\(<Rt2>\)  Specifies the second source register. Rt2 must be R(t+1).

\(<Rn>\)  Specifies the base register.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    // Create 64-bit value to store such that R[t] will be
    // stored at address and R[t2] at address+4.
    value = if BigEndian() then R[t]:R[t2] else R[t2]:R[t];
    if ExclusiveMonitorsPass(address,8) then
        MemAA[address,8] = value;
        R[d] = 0;
    else
        R[d] = 1;

Exceptions

Data Abort.
5.1.26 STREXH

Store Register Exclusive Halfword derives an address from a base register value, and stores a halfword from a register to memory if the executing processor has exclusive access to the memory addressed.

See Memory accesses on page 4-13 for information about memory accesses.

Encoding

A1 STREXH<c> <Rd>,<Rt>,[<Rn>]

<table>
<thead>
<tr>
<th>cond</th>
<th>Rn</th>
<th>Rd</th>
<th>1</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
</table>

\[d = \text{UInt}(Rd); \ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn);\]
\[\text{if } d == 15 || t == 15 || n == 15 \text{ then UNPREDICTABLE;}\]
\[\text{if } d == n || d == t \text{ then UNPREDICTABLE;}\]

Architecture versions

Encoding A1 All versions of the ARM instruction set from v6K onwards.
**Assembler syntax**

STREXH<c><q>  <Rd>, <Rt>, [<Rn>]

where:

<c><q>       See *Standard assembler syntax fields* on page 4-6.

<Rd>          Specifies the destination register for the returned status value. The value returned is:

0         if the operation updates memory
1         if the operation fails to update memory.

<Rt>          Specifies the source register.

<Rn>          Specifies the base register.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];
    if ExclusiveMonitorsPass(address,2) then
        MemAA[address,2] = R[t];
        R[d] = 0;
    else
        R[d] = 1;

**Exceptions**

Data Abort.
5.1.27 STRHT

Store Register Halfword Unprivileged calculates an address from a base register value and an immediate offset, and stores a halfword from a register to memory. See Memory accesses on page 4-13 for information about memory accesses.

The memory access is restricted as if the processor were running in User mode. (This makes no difference if the processor is actually running in User mode.)

Encoding

**A1**  STRHT<cond> <Rt>,[<Rn>],#/-<imm8>

<table>
<thead>
<tr>
<th>cond</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>U</th>
<th>1</th>
<th>0</th>
<th>Rn</th>
<th>Rt</th>
<th>imm4H:</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>imm4L</th>
</tr>
</thead>
</table>

$t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ \text{postindex} = \text{TRUE}; \ \text{add} = (U == '1');$

$\text{offset} = \text{ZeroExtend}(\text{imm4H:imm4L}, 32);$

if $t == 15 \ || \ n == 15 \ || \ n == t$ then UNPREDICTABLE;

**A2**  STRHT<cond> <Rt>,[<Rn>],+/-<Rm>

| cond | 0 | 0 | 0 | 0 | U | 0 | 1 | 0 | Rn | Rt | (0)(0)(0)(0) | 1 | 0 | 1 | 1 | Rm |
|------|---|---|---|---|---|---|---|----|----|--------|---|---|---|---|------|

$t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);$

$\text{postindex} = \text{TRUE}; \ \text{add} = (U == '1');$

$\text{offset} = R[m];$

if $t == 15 \ || \ n == 15 \ || \ n == t \ || \ m == 15$ then UNPREDICTABLE;

Architecture versions

**Encodings A1, A2**  All versions of the ARM instruction set from ARMv6T2 onwards.
Assembler syntax

STRHT<q><q> <Rt>, [<Rn>] {}, #+/-<imm>
STRHT<q><q> <Rt>, [<Rn>], +/-<Rm>

where:

<c><q> See Standard assembler syntax fields on page 4-6.
<Rt> Specifies the source register.
<Rn> Specifies the base register.
<imm> Specifies the immediate offset that is applied to the value of <Rn> to form the address. <imm> can be omitted, meaning an offset of 0.
<Rm> Contains the offset that is applied to the value of <Rn> to form the address.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if postindex then R[n] else offset_addr;
  if postindex then R[n] = offset_addr;
  MemU_unpriv[address,2] = R[t]<15:0>;

Exceptions

Data Abort.
5.1.28 UBFX

Unsigned Bit Field Extract extracts any number of adjacent bits at any position from one register, zero extends them to 32 bits, and writes the result to the destination register.

**Encodings**

**A1** \( UBFX\langle c\rangle \ <Rd>,<Rn>,\#<lsb>,\#<width> \)

|   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| cond | 0  | 1  | 1  | 1  | 1  | 1  | widthm1 | Rd  | 1sb | 1  | 0  | 1  | Rn |

\( d = \text{UInt}(Rd); \ n = \text{UInt}(Rn); \)

\( \text{l}sb = \text{UInt}(\text{imm3:imm2}); \ widthminus1 = \text{UInt}(\text{widthm1}); \)

if \( d == 15 \ || \ n == 15 \) then UNPREDICTABLE;

**Architecture versions**

**Encoding A1** All versions of the ARM instruction set from ARMv6T2 onwards.
**Assembler syntax**

\[\text{UBFX}<c><q> \quad <Rd>, <Rn>, \#<lsb>, \#<width>\]

where:

- \( <c><q> \) See *Standard assembler syntax fields* on page 4-6.
- \( <Rd> \) Specifies the destination register.
- \( <Rn> \) Specifies the register that contains the first operand.
- \( <lsb> \) is the bit number of the least significant bit in the bitfield (in the range 0-31).
- \( <width> \) is the width of the bitfield (in the range 1-32).

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   msbit = lsbit + widthminus1;
   if msbit <= 31 then
      \( R[d] = \text{ZeroExtend}(R[n]<msbit:lsbit>, 32) \);
   else
      UNPREDICTABLE;

**Exceptions**

None.
5.1.29  WFE

Wait For Event is a hint instruction. If the Event Register is clear, it suspends execution in the lowest power state available consistent with a fast wakeup without the need for software restoration, until one of the following events occurs:

- an IRQ interrupt, unless masked by the CPSR I-bit
- an FIQ interrupt, unless masked by the CPSR F-bit
- an Imprecise Data abort, unless masked by the CPSR A-bit
- a Debug Entry request, if Debug is enabled
- an Event signaled by another processor using the SEV (Send Event) instruction
- Reset.

If the Event Register is set, Wait For Event clears it and returns immediately.

**Encodings**

**A1  WFE<cond>**

```
| cond | 0 0 1 1 0 0 1 0 0 0 0 (1)(1)(1)(1)(0)(0)(0) 0 0 0 0 0 1 0 |
```

// Do nothing

**Architecture versions**

**Encoding A1**  All versions of the ARM instruction set from v6K onwards.
Assembler syntax

WFE<c><q>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
if EventRegistered() then
    ClearEventRegister();
else
    WaitForEvent();

Exceptions

None.
5.1.30 WFI

Wait For Interrupt is a hint instruction. It suspends execution, in the lowest power state available consistent with a fast wakeup without the need for software restoration, until one of the following events occurs:

- an IRQ interrupt, regardless of the CPSR I-bit
- an FIQ interrupt, regardless of the CPSR F-bit
- an Imprecise Data abort, regardless of the CPSR A-bit
- a Debug Entry request, if Debug is enabled
- Reset.

Encodings

A1 WFI<c>

| cond | 0 0 1 1 0 0 1 0 0 0 0 (1)(1)(1)(1)(0)(0)(0) 0 0 0 0 0 1 1 |

// Do nothing

Architecture versions

Encoding A1 All versions of the ARM instruction set from v6K onwards.
Assembler syntax

WFI<caret><q>

where:

<caret><q> See Standard assembler syntax fields on page 4-6.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    WaitForInterrupt();

Exceptions

None.
5.1.31 **YIELD**

**YIELD** is a hint instruction. It allows software with a multithreading capability to indicate to the hardware that it is performing a task, for example a spinlock, that could be swapped out to improve overall system performance. Hardware can use this hint to suspend and resume multiple code threads if it supports the capability.

**Encodings**

**A1**  
\[
\begin{array}{cccccccccccccccccccc}
\hline
\text{cond} & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & (0) & (0) & (0) & (0) & (0) & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\
\end{array}
\]

// Do nothing

**Architecture versions**

**Encoding A1**  
All versions of the ARM instruction set from v6K onwards.
Assembler syntax

YIELD<c><q>

where:

<c><q> See Standard assembler syntax fields on page 4-6.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    Hint_Yield();

Exceptions

None.
Appendix A

Pseudo-code definition

This appendix provides a formal definition of the pseudo-code used in this book, and lists the helper procedures and functions used by pseudo-code to perform useful architecture-specific jobs. It contains the following sections:

- Instruction encoding diagrams and pseudo-code on page A-2
- Data Types on page A-4
- Expressions on page A-8
- Operators and built-in functions on page A-10
- Statements and program structure on page A-18
- Helper procedures and functions on page A-22.
A.1 Instruction encoding diagrams and pseudo-code

Instruction descriptions in this book contain:

- An Encoding section, containing one or more encoding diagrams, each followed by some encoding-specific pseudo-code that translates the fields of the encoding into inputs for the common pseudo-code of the instruction, and picks out any encoding-specific special cases.

- An Operation section, containing common pseudo-code that applies to all of the encodings being described. The Operation section pseudo-code contains a call to the EncodingSpecificOperations() function, either at its start or after only a condition check performed by if ConditionPassed() then.

An encoding diagram specifies each bit of the instruction as one of the following:

- An obligatory 0 or 1, represented in the diagram as 0 or 1. If this bit does not have this value, the encoding corresponds to a different instruction.

- A should be 0 or 1, represented in the diagram as (0) or (1). If this bit does not have this value, the instruction is UNPREDICTABLE.

- A named single bit or a bit within a named multi-bit field. The cond field in bits[31:28] of many ARM instructions has some special rules associated with it.

An encoding diagram matches an instruction if all obligatory bits are identical in the encoding diagram and the instruction, and one of the following is true:

- the encoding diagram is not for an ARM instruction
- the encoding diagram is for an ARM instruction that does not have a cond field in bits[31:28]
- the encoding diagram is for an ARM instruction that has a cond field in bits[31:28], and bits[31:28] of the instruction are not 0b1111.

The execution model for an instruction is:

1. Find all encoding diagrams that match the instruction. It is possible that no encoding diagrams match. In that case, abandon this execution model and consult the relevant instruction set chapter instead to find out how the instruction is to be treated. (The bit pattern of such an instruction is usually reserved and UNDEFINED, though there are some other possibilities. For example, unallocated hint instructions are documented as being reserved and to be executed as NOPs.)

2. If the common pseudo-code for the matching encoding diagrams starts with a condition check, perform that condition check. If the condition check fails, abandon this execution model and treat the instruction as a NOP. (If there are multiple matching encoding diagrams, either all or none of their corresponding pieces of common pseudo-code start with a condition check.)
3. Perform the encoding-specific pseudo-code for each of the matching encoding diagrams independently and in parallel. Each such piece of encoding-specific pseudo-code starts with a bitstring variable for each named bit or multi-bit field within its corresponding encoding diagram, named the same as the bit or multi-bit field and initialized with the values of the corresponding bit(s) from the bit pattern of the instruction.

If there are multiple matching encoding diagrams, all but one of the corresponding pieces of pseudo-code must contain a special case that indicates that it does not apply. Discard the results of all such pieces of pseudo-code and their corresponding encoding diagrams.

There is now one remaining piece of pseudo-code and its corresponding encoding diagram left to consider. This pseudo-code might also contain a special case (most commonly one indicating that it is UNPREDICTABLE). If so, abandon this execution model and treat the instruction according to the special case.

4. Check the should be bits of the encoding diagram against the corresponding bits of the bit pattern of the instruction. If any of them do not match, abandon this execution model and treat the instruction as UNPREDICTABLE.

5. Perform the rest of the common pseudo-code for the instruction description that contains the encoding diagram. That pseudo-code starts with all variables set to the values they were left with by the encoding-specific pseudo-code.

The ConditionPassed() call in the common pseudo-code (if present) performs step 2, and the EncodingSpecificOperations() call performs steps 3 and 4.

A.1.1 Pseudo-code

The pseudo-code provides precise descriptions of what instructions do. Instruction fields are referred to by the names shown in the encoding diagram for the instruction.

The pseudo-code is described in detail in the following sections.
A.2 Data Types

This section describes:

- General data type rules
- Bitstrings
- Integers on page A-5
- Reals on page A-5
- Booleans on page A-5
- Enumerations on page A-5
- Lists on page A-6

A.2.1 General data type rules

ARM Architecture pseudo-code is a strongly-typed language. Every constant and variable is of one of the following types:

- bitstring
- integer
- boolean
- real
- enumeration
- list
- array.

The type of a constant is determined by its syntax. The type of a variable is normally determined by assignment to the variable, with the variable being implicitly declared to be of the same type as whatever is assigned to it. For example, the assignments \( x = 1, \ y = '1', \) and \( z = \text{TRUE} \) implicitly declare the variables \( x, y \) and \( z \) to have types integer, length-1 bitstring and boolean respectively.

Variables can also have their types declared explicitly by preceding the variable name with the name of the type. This is most often done in function definitions for the arguments and the result of the function.

These data types are described in more detail in the following sections.

A.2.2 Bitstrings

A bitstring is a finite-length string of 0s and 1s. Each length of bitstring is a different type. The minimum allowed length of a bitstring is 1.

The type name for bitstrings of length \( N \) is \( \text{bits}(N) \). A synonym of \( \text{bits}(1) \) is \( \text{bit} \).

Bitstring constants are written as a single quotation mark, followed by the string of 0s and 1s, followed by another single quotation mark. For example, the two constants of type \( \text{bit} \) are \( '0' \) and \( '1' \).
Every bitstring value has a left-to-right order, with the bits being numbered in standard little-endian order. That is, the leftmost bit of a bitstring of length N is bit N-1 and its rightmost bit is bit 0. This order is used as the most-significant-to-least-significant bit order in conversions to and from integers. For bitstring constants and bitstrings derived from encoding diagrams, this order matches the way they are printed.

Bitstrings are the only concrete data type in pseudo-code, in the sense that they correspond directly to the contents of registers, memory locations, instructions, and so on. All of the remaining data types are abstract.

A.2.3 Integers

Pseudo-code integers are unbounded in size and can be either positive or negative. That is, they are mathematical integers rather than what computer languages and architectures commonly call integers. Computer integers are represented in pseudo-code as bitstrings of the appropriate length, associated with suitable functions to interpret those bitstrings as integers.

The type name for integers is integer.

Integer constants are normally written in decimal, such as 0, 15, −1234. They can also be written in C-style hexadecimal, such as 0x55 or 0x80000000. Hexadecimal integer constants are treated as positive unless they have a preceding minus sign. For example, 0x80000000 is the integer $+2^{31}$. If $-2^{31}$ needs to be written in hexadecimal, it should be written as $-0x80000000$.

A.2.4 Reals

Pseudo-code reals are unbounded in size and precision. That is, they are mathematical real numbers, not computer floating-point numbers. Computer floating-point numbers are represented in pseudo-code as bitstrings of the appropriate length, associated with suitable functions to interpret those bitstrings as reals.

The type name for reals is real.

Real constants are written in decimal with a decimal point (so 0 is an integer constant, but 0.0 is a real constant).

A.2.5 Booleans

A boolean is a logical true or false value.

The type name for booleans is boolean. This is not the same type as bit, which is a length-1 bitstring.

Boolean constants are TRUE and FALSE.

A.2.6 Enumerations

An enumeration is a defined set of symbolic constants, such as:

```plaintext
equation InstrSet {InstrSet_ARM, InstrSet_Thumb, InstrSet_Java, InstrSet_ThumbEE};
```

An enumeration always contains at least one symbolic constant, and symbolic constants are not allowed to be shared between enumerations.
Enumerations must be declared explicitly, though a variable of an enumeration type can be declared implicitly as usual by assigning one of the symbolic constants to it. By convention, each of the symbolic constants starts with the name of the enumeration followed by an underscore. The name of the enumeration is its type name, and the symbolic constants are its possible constants.

--- Note ---

Booleans are basically a pre-declared enumeration:

```
enumeration boolean {FALSE, TRUE};
```

that does not follow the normal naming convention and that has a special role in some pseudo-code constructs, such as if statements.

### A.2.7 Lists

A list is an ordered set of other data items, separated by commas and enclosed in parentheses, such as:

```
(bites(32) shifter_result, bit shifter_carry_out)
```

A list always contains at least one data item.

Lists are often used as the return type for a function that returns multiple results. For example, this particular list is the return type of the function `Shift_C()` that performs a standard ARM shift or rotation, when its first operand is of type `bits(32)`.

Some specific pseudo-code operators use lists surrounded by other forms of bracketing than parentheses. These are:

- Bitstring extraction operators, which use lists of bit numbers or ranges of bit numbers surrounded by angle brackets "<...>".
- Array indexing, which uses lists of array indexes surrounded by square brackets "[...]".
- Array-like function argument passing, which uses lists of function arguments surrounded by square brackets "[...]".

Each combination of data types in a list is a separate type, with type name given by just listing the data types (that is, `(bits(32), bit)` in the above example). The general principle that types can be declared by assignment extends to the types of the individual list items within a list. For example:

```
(shift_t, shift_n) = ('00', 0);
```

implicitly declares `shift_t`, `shift_n` and `(shift_t, shift_n)` to be of types `bits(2)`, `integer` and `(bits(2), integer)` respectively.

A list type can also be explicitly named, with explicitly named elements in the list. For example:

```
type ShiftSpec is (bits(2) shift, integer amount);
```

After this definition and the declaration:
ShiftSpec abc;

the elements of the resulting list can then be referred to as "abc.shift" and "abc.amount". This sort of qualified naming of list elements is only permitted for variables that have been explicitly declared, not for those that have been declared by assignment only.

Explicitly naming a type does not alter what type it is. For example, after the above definition of ShiftSpec, ShiftSpec and (bits(2), integer) are two different names for the same type, not the names of two different types. In order to avoid ambiguity in references to list elements, it is an error to declare a list variable multiple times using different names of its type or to qualify it with list element names not associated with the name by which it was declared.

An item in a list that is being assigned to may be written as "-" to indicate that the corresponding item of the assigned list value is discarded. For example:

(shifted, -) = LSL_C(operand, amount);

List constants are written as a list of constants of the appropriate types, like ('00', 0) in the above example.

A.2.8 Arrays

Pseudo-code arrays are indexed by either enumerations or integer ranges (represented by the lower inclusive end of the range, then ".", then the upper inclusive end of the range). For example:

```
enumeration PhysReg {
    PhysReg_R0,    PhysReg_R1,     PhysReg_R2,    PhysReg_R3,
    PhysReg_R4,    PhysReg_R5,     PhysReg_R6,    PhysReg_R7,
    PhysReg_R8,    PhysReg_R8fiq,  PhysReg_R9,    PhysReg_R9fiq,
    PhysReg_R10,   PhysReg_R10fiq, PhysReg_R11,   PhysReg_R11fiq,
    PhysReg_R12,   PhysReg_R12fiq,
    PhysReg_SP,    PhysReg_SPfiq,  PhysReg_SPirq, PhysReg_SPsvc, PhysReg_SPabt,
    PhysReg_SPund, PhysReg_SPmon,
    PhysReg_LR,    PhysReg_LRfiq,  PhysReg_LRirq, PhysReg_LRsvc, PhysReg_LRabt,
    PhysReg_LRund, PhysReg_LRmon,
    PhysReg_PC};
```

```
array bits(32) _R[PhysReg];
array bits(8) _Memory[0..0xFFFFFFFF];
```

Arrays are always explicitly declared, and there is no notation for a constant array. Arrays always contain at least one element, because enumerations always contain at least one symbolic constant and integer ranges always contain at least one integer.

Arrays do not usually appear directly in pseudo-code. The items that syntactically look like arrays in pseudo-code are usually array-like functions such as R[i], MemU[address, size] or Element[i, type]. These functions package up and abstract additional operations normally performed on accesses to the underlying arrays, such as register banking, memory protection, endian-dependent byte ordering, exclusive-access housekeeping and Neon element processing.
A.3 Expressions

This section describes:
- General expression syntax
- Operators and functions - polymorphism and prototypes on page A-9

A.3.1 General expression syntax

An expression is one of the following:
- a constant
- a variable, optionally preceded by a data type name to declare its type
- the word UNKNOWN preceded by a data type name to declare its type
- the result of applying a language-defined operator to other expressions
- the result of applying a function to other expressions.

An expression like "bits(32) UNKNOWN" indicates that the result of the expression is a value of the given type, but the architecture does not specify what value it is and software must not rely on such values. The value produced must not constitute a security hole and must not be promoted as providing any useful information to software. (This was called an UNPREDICTABLE value in previous ARM Architecture documentation. It is related to but not the same as UNPREDICTABLE, which says that the entire architectural state becomes similarly unspecified.)

A subset of expressions are assignable. That is, they can be placed on the left-hand side of an assignment. This subset consists of:
- Variables
- The results of applying some operators to other expressions. The description of each language-defined operator that can generate an assignable expression specifies the circumstances under which it does so. (For example, those circumstances might include one or more of the expressions the operator operates on themselves being assignable expressions.)
- The results of applying array-like functions to other expressions. The description of an array-like function specifies the circumstances under which it can generate an assignable expression.

Every expression has a data type. This is determined by:
- For a constant, the syntax of the constant.
- For a variable, there are three possible sources for the type
  - its optional preceding data type name
  - a data type it was given earlier in the pseudo-code by recursive application of this rule
  - a data type it is being given by assignment (either by direct assignment to it, or by assignment to a list of which it is a member).

It is a pseudo-code error if none of these data type sources exists for a variable, or if more than one of them exists and they do not agree about the type.
A.3.2 Operators and functions - polymorphism and prototypes

Operators and functions in pseudo-code can be polymorphic, producing different functionality when applied to different data types. Each of the resulting forms of an operator or function has a different prototype definition. For example, the operator + has forms that act on various combinations of integers, reals and bitstrings.

One particularly common form of polymorphism is between bitstrings of different lengths. This is represented by using \texttt{bits(N)}, \texttt{bits(M)}, and so on, in the prototype definition.

A.3.3 Precedence rules

The precedence rules for expressions are:

1. Constants, variables and function invocations are evaluated with higher priority than any operators using their results.

2. Expressions on integers follow the normal exponentiation before multiply/divide before add/subtract operator precedence rules, with sequences of multiply/divides or add/subtracts evaluated left-to-right.

3. Other expressions must be parenthesized to indicate operator precedence if ambiguity is possible, but need not be if all allowable precedence orders under the type rules necessarily lead to the same result. For example, if \(i\), \(j\) and \(k\) are integer variables, \(i > 0 \land j > 0 \land k > 0\) is acceptable, but \(i > 0 \land j > 0 \lor k > 0\) is not.
A.4 Operators and built-in functions

This section describes:

- Operations on generic types
- Operations on booleans
- Bitstring manipulation
- Arithmetic on page A-14.

A.4.1 Operations on generic types

The following operations are defined for all types.

**Equality and non-equality testing**

Any two values \( x \) and \( y \) of the same type can be tested for equality by the expression \( x == y \) and for non-equality by the expression \( x != y \). In both cases, the result is of type `boolean`.

**Conditional selection**

If \( x \) and \( y \) are two values of the same type and \( t \) is a value of type `boolean`, then `if t then x else y` is an expression of the same type as \( x \) and \( y \) that produces \( x \) if \( t \) is `TRUE` and \( y \) if \( t \) is `FALSE`.

A.4.2 Operations on booleans

If \( x \) is a `boolean`, then \( !x \) is its logical inverse.

If \( x \) and \( y \) are booleans, then \( x && y \) is the result of ANDing them together. As in the C language, if \( x \) is `FALSE`, the result is determined to be `FALSE` without evaluating \( y \).

If \( x \) and \( y \) are booleans, then \( x || y \) is the result of ORing them together. As in the C language, if \( x \) is `TRUE`, the result is determined to be `TRUE` without evaluating \( y \).

If \( x \) and \( y \) are booleans, then \( x ^ y \) is the result of exclusive-ORing them together.

A.4.3 Bitstring manipulation

The following bitstring manipulation functions are defined:

**Bitstring length and top bit**

If \( x \) is a bitstring, the bitstring length function \( \text{Len}(x) \) returns its length as an integer, and \( \text{TopBit}(x) \) is the leftmost bit of \( x \) \( (= x<\text{Len}(x)-1> \) using bitstring extraction.
Bitstring concatenation and replication

If $x$ and $y$ are bitstrings of lengths $N$ and $M$ respectively, then $x:y$ is the bitstring of length $N+M$ constructed by concatenating $x$ and $y$ in left-to-right order.

If $x$ is a bitstring and $n$ is an integer with $n > 0$, $\text{Replicate}(x, n)$ is the bitstring of length $n \cdot \text{Len}(x)$ consisting of $n$ copies of $x$ concatenated together.

Bitstring extraction

The bitstring extraction operator extracts a bitstring from either another bitstring or an integer. Its syntax is $x<integer\_list>$, where $x$ is the integer or bitstring being extracted from, and $<integer\_list>$ is a list of integers enclosed in angle brackets rather than the usual parentheses. The length of the resulting bitstring is equal to the number of integers in $<integer\_list>$.

In $x<integer\_list>$, each of the integers in $<integer\_list>$ must be:

- $\geq 0$
- $< \text{Len}(x)$ if $x$ is a bitstring.

The definition of $x<integer\_list>$ depends on whether $integer\_list$ contains more than one integer. If it does, $x<i,j,k,...,n>$ is defined to be the concatenation:

$x<i> : x<j> : x<k> : ... : x<n>$

If $integer\_list$ consists of just one integer $i$, $x<i>$ is defined to be:

- if $x$ is a bitstring, '0' if bit $i$ of $x$ is a zero and '1' if bit $i$ of $x$ is a one.
- if $x$ is an integer, let $y$ be the unique integer in the range $0$ to $2^{i+1} - 1$ that is congruent to $x$ modulo $2^{i+1}$. Then $x<i>$ is '0' if $y < 2^i$ and '1' if $y \geq 2^i$.

Loosely, this second definition treats an integer as equivalent to a sufficiently long 2's complement representation of it as a bitstring.

In $<integer\_list>$, the notation $i:j$ with $i \geq j$ is shorthand for the integers in order from $i$ down to $j$, both ends inclusive. For example, $\text{instr}<31:28>$ is shorthand for $\text{instr}<31,30,29,28>$.

The expression $x<integer\_list>$ is assignable provided $x$ is an assignable bitstring and no integer appears more than once in $<integer\_list>$. In particular, $x<i>$ is assignable if $x$ is an assignable bitstring and $0 \leq i < \text{Len}(x)$.

Logical operations on bitstrings

If $x$ is a bitstring, $\text{NOT}(x)$ is the bitstring of the same length obtained by logically inverting every bit of $x$.

If $x$ and $y$ are bitstrings of the same length, $x \ \text{AND} \ y$, $x \ \text{OR} \ y$, and $x \ \text{EOR} \ y$ are the bitstrings of that same length obtained by logically ANDing, ORing, and exclusive-ORing corresponding bits of $x$ and $y$ together.
Bitstring count
If \( x \) is a bitstring, \( \text{BitCount}(x) \) produces an integer result equal to the number of bits of \( x \) that are ones.

Testing a bitstring for being all zero
If \( x \) is a bitstring, \( \text{IsZero}(x) \) produces \text{TRUE} if all of the bits of \( x \) are zeros and \text{FALSE} if any of them are ones, and \( \text{IsZeroBit}(x) \) produces \('1'\) if all of the bits of \( x \) are zeros and \('0'\) if any of them are ones. So:

\[
\text{IsZero}(x) = (\text{BitCount}(x) == 0)
\]
\[
\text{IsZeroBit}(x) = \text{if IsZero}(x) \text{ then } '1' \text{ else } '0'
\]

Lowest and highest set bits of a bitstring
If \( x \) is a bitstring:
- \( \text{LowestSetBit}(x) \) is the minimum bit number of any of its bits that are ones. If all of its bits are zeros, \( \text{LowestSetBit}(x) = \text{Len}(x) \).
- \( \text{HighestSetBit}(x) \) is the maximum bit number of any of its bits that are ones. If all of its bits are zeros, \( \text{HighestSetBit}(x) = -1 \).

Zero-extension and sign-extension of bitstrings
If \( x \) is a bitstring and \( i \) is an integer, then \( \text{ZeroExtend}(x,i) \) is \( x \) extended to a length of \( i \) bits, by adding sufficient zero bits to its left. That is, if \( i == \text{Len}(x) \), then \( \text{ZeroExtend}(x,i) = x \), and if \( i > \text{Len}(x) \), then:

\[
\text{ZeroExtend}(x,i) = \text{Replicate}('0', \ i-\text{Len}(x)) : x
\]

If \( x \) is a bitstring and \( i \) is an integer, then \( \text{SignExtend}(x,i) \) is \( x \) extended to a length of \( i \) bits, by adding sufficient copies of its leftmost bit to its left. That is, if \( i == \text{Len}(x) \), then \( \text{SignExtend}(x,i) = x \), and if \( i > \text{Len}(x) \), then:

\[
\text{SignExtend}(x,i) = \text{Replicate}('0', \ i-\text{Len}(x)) : x
\]

It is a pseudo-code error to use either \( \text{ZeroExtend}(x,i) \) or \( \text{SignExtend}(x,i) \) in a context where it is possible that \( i < \text{Len}(x) \).

Shifting and rotating bitstrings
Functions are defined to perform logical shift left, logical shift right, arithmetic shift right, rotate left, rotate right and rotate right extended functions on bitstrings.

The first group of such functions are shifts producing a result bitstring of the same length as their bitstring operand and a carry out bit, as follows:
(bits(N), bit) LSL_C(bits(N) x, integer n)
    assert n > 0;
    extended_x = x : Replicate('0', n);
    result = extended_x<Len(x)-1:0>
    c_out = extended_x<Len(x)>;
    return (result, c_out);

(bits(N), bit) LSR_C(bits(N) x, integer n)
    assert n > 0;
    extended_x = Replicate('0', n) : x;
    result = extended_x<n+Len(x)-1:n>
    c_out = extended_x<n-1>;
    return (result, c_out);

(bits(N), bit) ASR_C(bits(N) x, integer n)
    assert n > 0;
    extended_x = Replicate(TopBit(x), n) : x;
    result = extended_x<n+Len(x)-1:n>
    c_out = extended_x<n-1>;
    return (result, c_out);

Versions of these functions that do not produce the carry out bit are:

bits(N) LSL(bits(N) x, integer n)
    assert n >= 0;
    if n == 0 then
        result = x;
    else
        (result, -) = LSL_C(x, n);
    return result;

bits(N) LSR(bits(N) x, integer n)
    assert n >= 0;
    if n == 0 then
        result = x;
    else
        (result, -) = LSR_C(x, n);
    return result;

bits(N) ASR(bits(N) x, integer n)
    assert n >= 0;
    if n == 0 then
        result = x;
    else
        (result, -) = ASR_C(x, n);
    return result;

The corresponding rotation functions are then defined by:

(bits(N), bit) ROR_C(bits(N) x, integer n)
    m = n DIV Len(x);
    result = if m == 0 then x else LSR(x,m) OR LSL(x,Len(x)-m);
    c_out = result<Len(x)-1>;
return (result, c_out);

(bits(N), bit) ROL_C(bits(N) x, integer n)
    m = n DIV Len(x);
    result = if m == 0 then x else LSL(x,m) OR LSR(x,Len(x)-m);
    c_out = result<0>;
    return (result, c_out);

(bits(N), bit) RRX_C(bits(N) x, bit c_in)
    result = c_in : x<Len(x)-1:1>;
    c_out = x<0>;
    return (result, c_out);

bits(N) ROR(bits(N) x, integer n)
    (result, -) = ROR_C(x, n);
    return result;

bits(N) ROL<bits(N) x, integer n)
    (result, -) = ROL_C(x, n);
    return result;

bits(N) RRX<bits(N) x, bit c_in)
    (result, -) = RRX_C(x, c_in);
    return result;

Converting bitstrings to integers

If \( x \) is a bitstring, \( \text{SInt}(x) \) is the integer whose 2's complement representation is \( x \):

integer SInt(bits(N) x)
    integer result = 0;
    for i = 0 to Len(x)-1
        if x<i> == '1' then result = result + 2^i;
        if x<Len(x)-1> == '1' then result = result - 2^Len(x);
    return result;

\( \text{UInt}(x) \) is the integer whose unsigned representation is \( x \):

integer SInt(bits(N) x)
    integer result = 0;
    for i = 0 to Len(x)-1
        if x<i> == '1' then result = result + 2^i;
    return result;

A.4.4 Arithmetic

Most pseudo-code arithmetic is performed on integer or real values, with operands being obtained by conversions from bitstrings and results converted back to bitstrings afterwards. As these data types are the unbounded mathematical types, no issues arise about overflow or similar errors.
 Unary plus, minus and absolute value

If x is an integer or real, then +x is x unchanged, −x is x with its sign reversed, and ABS(x) is the absolute value of x. All three are of the same type as x.

Addition and subtraction

If x and y are integers or reals, x+y and x−y are their sum and difference. Both are of type integer if x and y are both of type integer, and real otherwise.

Addition and subtraction are particularly common arithmetic operations in pseudo-code, and so it is also convenient to have definitions of addition and subtraction acting directly on bitstring operands.

If x and y are bitstrings of the same length N = Len(x) = Len(y), then x+y and x−y are the least significant N bits of the results of converting them to integers and adding or subtracting them. Signed and unsigned conversions produce the same result:

\[ x+y = (\text{SInt}(x) + \text{SInt}(y))_{N-1:0} \]
\[ = (\text{UInt}(x) + \text{UInt}(y))_{N-1:0} \]
\[ x-y = (\text{SInt}(x) - \text{SInt}(y))_{N-1:0} \]
\[ = (\text{UInt}(x) - \text{UInt}(y))_{N-1:0} \]

If x is a bitstring of length N and y is an integer, x+y and x−y are the bitstrings of length N defined by x+y = x + y_{N-1:0} and x−y = x - y_{N-1:0}. Similarly, if x is an integer and y is a bitstring of length M, x+y and x−y are the bitstrings of length M defined by x+y = x_{M-1:0} + y and x−y = x_{M-1:0} − y.

A function AddWithCarry() is also defined that returns unsigned carry and signed overflow information as well as the result of a bitstring addition of two equal-length bitstrings and a carry-in bit:

\[
\text{AddWithCarry}(\text{bits}(N), \text{bit}, \text{bit}) = \text{AddWithCarry}(\text{bits}(N) x, \text{bits}(N) y, \text{bit carry\_in})
\]

\[
\text{unsigned\_sum} = \text{UInt}(x) + \text{UInt}(y) + \text{UInt}(\text{carry\_in});
\]

\[
\text{signed\_sum} = \text{SInt}(x) + \text{SInt}(y) + \text{UInt}(\text{carry\_in});
\]

\[
\text{result} = \text{unsigned\_sum}_{N-1:0}; \quad // = \text{signed\_sum}_{N-1:0}
\]

\[
\text{carry\_out} = \text{if UInt(result)} == \text{unsigned\_sum} \text{then } '0' \text{ else } '1';
\]

\[
\text{overflow} = \text{if SInt(result)} == \text{signed\_sum} \text{then } '0' \text{ else } '1';
\]

\[
\text{return} (\text{result}, \text{carry\_out}, \text{overflow});
\]

An important property of the AddWithCarry() function is that if:

\[
(\text{result}, \text{carry\_out}, \text{overflow}) = \text{AddWithCarry}(x, \text{NOT}(y), \text{carry\_in})
\]

then:

- If carry\_in == '1', then result == x-y with overflow == '1' if signed overflow occurred during the subtraction and carry\_out == '1' if unsigned borrow did not occur during the subtraction (that is, if x >= y).
- If carry\_in == '0', then result == x-y-1 with overflow == '1' if signed overflow occurred during the subtraction and carry\_out = '1' if unsigned borrow did not occur during the subtraction (that is, if x > y).
Together, these mean that the \texttt{carry\_in} and \texttt{carry\_out} bits in \texttt{AddWithCarry()} calls can act as \textit{NOT} \textit{borrow} flags for subtractions as well as \textit{carry} flags for additions. This is used extensively in the definitions of the main addition/subtraction instructions.

**Comparisons**

If $x$ and $y$ are integers or reals, then $x = y$, $x \neq y$, $x < y$, $x \leq y$, $x > y$, and $x \geq y$ are equal, not equal, less than, less than or equal, greater than, and greater than or equal comparisons between them, producing boolean results. In the case of $==$ and $!=$, this extends the generic definition applying to any two values of the same type to also act between integers and reals.

**Multiplication**

If $x$ and $y$ are integers or reals, then $x \times y$ is the product of $x$ and $y$, of type integer if both $x$ and $y$ are of type integer and otherwise of type real.

**Division and modulo**

If $x$ and $y$ are integers or reals, then $x / y$ is the result of dividing $x$ by $y$, and is always of type real.

If $x$ and $y$ are integers, then $x \div y$ and $x \mod y$ are defined by:

\[
x \div y = \text{RoundDown}(x / y)
\]

\[
x \mod y = x - y \times (x \div y)
\]

It is a pseudo-code error to use any $x / y$, $x \mod y$, or $x \div y$ in any context where $y$ can be zero.

**Rounding and aligning**

If $x$ is a real:

- \texttt{RoundDown(x)} produces the largest integer $n$ such that $n \leq x$.
- \texttt{RoundUp(x)} produces the smallest integer $n$ such that $n \geq x$.
- \texttt{RoundTowardsZero(x)} produces \texttt{RoundDown(x)} if $x > 0.0$, \texttt{0} if $x == 0.0$, and \texttt{RoundUp(x)} if $x < 0.0$.

If $x$ and $y$ are integers, \texttt{Align(x,y)} = $y \times (x \div y)$ is an integer.

If $x$ is a bitstring and $y$ is an integer, \texttt{Align(x,y)} = $\langle\text{Align(UInt}(x),y)\rangle_{\text{Len}(x)-1:0}$ is a bitstring of the same length as $x$.

It is a pseudo-code error to use either form of \texttt{Align(x,y)} in any context where $y$ can be 0. In practice, \texttt{Align(x,y)} is only used with $y$ a constant power of two, and the bitstring form used with $y = 2^n$ has the effect of producing its argument with its $n$ low-order bits forced to zero.
Scaling

If \( n \) is an integer, \( 2^n \) is the result of raising \( 2 \) to the power \( n \) and is of type real.

If \( x \) and \( n \) are integers, then:

- \( x << n = \text{RoundDown}(x \times 2^n) \)
- \( x >> n = \text{RoundDown}(x \times 2^{-n}) \).

Maximum and minimum

If \( x \) and \( y \) are integers or reals, then \( \text{Max}(x, y) \) and \( \text{Min}(x, y) \) are their maximum and minimum respectively. Both are of type integer if both \( x \) and \( y \) are of type integer and of type real otherwise.

Saturation

If \( i \) and \( j \) are integers with \( j > 0 \), \( \text{SignedSatQ}(i, j) \) produces the \( j \)-bit 2's complement representation of the result of saturating \( i \) to the \( j \)-bit signed range together with a boolean that indicates whether saturation occurred:

\[
\text{(bits}(j), \text{boolean}) \text{SignedSatQ}(\text{integer } i, \text{integer } j)
\]

\[
\text{assert } j > 0;
\]

\[
\text{saturated}_i = \text{Min}(\text{Max}(i, -(2^{(j-1)})), (2^{(j-1)})-1);
\]

\[
\text{result} = \text{saturated}_i<j-1:0>;
\]

\[
\text{sat} = (i < -(2^{(j-1)})) \text{||} (i >= 2^{(j-1)});
\]

\[
\text{return } (\text{result}, \text{sat});
\]

\( \text{UnsignedSatQ}(i, j) \) performs the corresponding unsigned saturation:

\[
\text{(bits}(j), \text{boolean}) \text{SignedSatQ}(\text{integer } i, \text{integer } j)
\]

\[
\text{assert } j > 0;
\]

\[
\text{saturated}_i = \text{Min}(\text{Max}(i, 0), (2^j)-1);
\]

\[
\text{result} = \text{saturated}_i<j-1:0>;
\]

\[
\text{sat} = (i < 0) \text{||} (i >= 2^j);
\]

\[
\text{return } (\text{result}, \text{sat});
\]

\( \text{SignedSat}(i, j) \) and \( \text{UnsignedSat}(i, j) \) produce the equivalent operations without the boolean result:

\[
\text{bits}(j) \text{ SignedSat(}\text{integer } i, \text{integer } j)\]

\[
(\text{result}, -) = \text{SignedSatQ}(i, j);
\]

\[
\text{return result;}
\]

\[
\text{bits}(j) \text{ UnsignedSat(}\text{integer } i, \text{integer } j)\]

\[
(\text{result}, -) = \text{UnsignedSatQ}(i, j);
\]

\[
\text{return result;}
\]
A.5 Statements and program structure

This section describes the control statements used in the pseudo-code.

A.5.1 Simple statements

The following simple statements must all be terminated with a semicolon, as shown.

Assignments

An assignment statement takes the form:

<assignable_expression> = <expression>;

Procedure calls

A procedure call takes the form:

<procedure_name>(<arguments>);

Return statements

A procedure return takes the form:

return;

and a function return takes the form:

return <expression>;

where <expression> is of the type the function prototype line declared.

UNDEFINED

The statement:

UNDEFINED;

indicates a special case that replaces the behavior defined by the current pseudo-code (apart from behavior required to determine that the special case applies). The replacement behavior is that the Undefined Instruction exception is taken.

UNPREDICTABLE

The statement:

UNPREDICTABLE;
indicates a special case that replaces the behavior defined by the current pseudo-code (apart from behavior required to determine that the special case applies). The replacement behavior is not architecturally defined and must not be relied upon by software. It must not constitute a security hole or halt or hang the system, and must not be promoted as providing any useful information to software.

**SEE...**

The statement:

```plaintext
SEE <reference>;
```

indicates a special case that replaces the behavior defined by the current pseudo-code (apart from behavior required to determine that the special case applies). The replacement behavior is that nothing occurs as a result of the current pseudo-code because some other piece of pseudo-code defines the required behavior. The `<reference>` indicates where that other pseudo-code can be found.

### A.5.2 Compound statements

Indentation is normally used to indicate structure in compound statements. The statements contained in structures such as `if ... then ... else ...` or procedure and function definitions are indented more deeply than the statement itself, and their end is indicated by returning to the original indentation level or less.

Indentation is normally done by four spaces for each level.

#### `if ... then ... else ...`

A multi-line `if ... then ... else ...` structure takes the form:

```plaintext
if <boolean_expression> then
    <statement 1>
    <statement 2>
    ...
    <statement n>
else
    <statement A>
    <statement B>
    ...
    <statement Z>
```

The `else` and its following statements are optional.

Abbreviated one-line forms can be used when there is just one simple statement in the `then` part and (if present) the `else` part, as follows:

```plaintext
if <boolean_expression> then <statement 1>
```

```plaintext
if <boolean_expression> then <statement 1> else <statement A>
```
Note
In these forms, `<statement 1>` and `<statement A>` are necessarily terminated by semicolons. This and the fact that the `else` part is optional are differences from the `if ... then ... else ...` expression.

**repeat ... until ...**

A `repeat ... until ...` structure takes the form:

```plaintext
repeat
  <statement 1>
  <statement 2>
  ...
  <statement n>
until <boolean_expression>;
```

**for ...**

A `for ...` structure takes the form:

```plaintext
for <assignable_expression> = <integer_expr1> to <integer_expr2>
  <statement 1>
  <statement 2>
  ...
  <statement n>
```

**case ... of ...**

A `case ... of ...` structure takes the form:

```plaintext
case <expression> of
  when <constant values>
    <statement 1>
    <statement 2>
    ...
    <statement n>
  ... more "when" groups ...
otherwise
  <statement A>
  <statement B>
  ...
  <statement Z>
```

where `<constant values>` consists of one or more constant values of the same type as `<expression>`, separated by commas.
Procedure and function definitions

A procedure definition takes the form:

<procedure name>({<argument prototypes>})
  <statement 1>
  <statement 2>
  ...
  <statement n>

where the <argument prototypes> consists of zero or more argument definitions, separated by commas. Each argument definition consists of a type name followed by the name of the argument.

——— Note ————
This first prototype line is not terminated by a semicolon. This helps to distinguish it from a procedure call.

——— ————

A function definition is similar, but also declares the return type of the function:

<return type> <function name>({<argument prototypes>})
  <statement 1>
  <statement 2>
  ...
  <statement n>

A.5.3 Comments

Two styles of pseudo-code comment exist:

•  // starts a comment that is terminated by the end of the line.
•  /* starts a comment that is terminated by */.
A.6 Helper procedures and functions

The functions described in this section are not part of the pseudo-code specification. They are helper procedures and functions used by pseudo-code to perform useful architecture-specific jobs. Each has a brief description and a pseudo-code prototype. Some have had a pseudo-code definition added.

A.6.1 ALUWritePC()

This procedure writes a value to the PC with the correct semantics for such a write by data-processing instructions. That is, it has BX-like interworking behavior if performed by an ARM instruction in ARMv7 or above, and only a change to the PC otherwise.

\[
\text{ALUWritePC}(\text{bits}(32) \text{ value})
\]

A.6.2 ArchVersion()

This function returns the major version number of the architecture.

\[
\text{integer ArchVersion()}
\]

A.6.3 ARMExpandImm(), ARMExpandImmWithC()

These functions do the standard expansion of the 12 bits specifying an ARM data-processing immediate to its 32-bit value. The WithC version also produces a carry out bit.

\[
\begin{align*}
\text{// ARMExpandImm()} \\
\text{// ---------------} \\
\text{bits(32) ARMExpandImm(bits(12) \text{ imm12})} \\
\text{(imm32, -) = ARMExpandImmWithC(imm12);} \\
\text{return imm12;} \\
\text{// ARMExpandImmWithC()} \\
\text{// -----------------} \\
\text{(bits(32), bit) ARMExpandImmWithC(bits(12) \text{ imm12})} \\
\text{if imm12<11:8> == '0000' then} \\
\text{\hspace{1cm} imm32 = ZeroExtend(imm12<7:0>, 32);} \\
\text{\hspace{1cm} carry\_out = APSR.C;} \\
\text{else} \\
\text{\hspace{1cm} unrotated\_value = ZeroExtend(imm12<7:0>, 32);} \\
\text{\hspace{1cm} (imm32, carry\_out) = ROR\_C(unrotated\_value, 2*UInt(imm12<11:8>));} \\
\text{return (imm32, carry\_out);} 
\end{align*}
\]

A.6.4 BadReg()

This function performs the check for the register numbers 13 and 15 that are disallowed for many Thumb register specifiers.

\[
\begin{align*}
\text{boolean BadReg(integer n)} \\
\text{return n == 13 || n == 15;}
\end{align*}
\]
A.6.5 BigEndian()

This function returns TRUE if load/store operations are currently big-endian, and FALSE if they are little-endian.

boolean BigEndian()

A.6.6 BranchWritePC()

This procedure writes a value to the PC with the correct semantics for such writes by simple branches - that is, just a change to the PC in all circumstances.

BranchWritePC(bits(32) value)

A.6.7 BreakPoint()

This procedure causes a debug breakpoint to occur.

A.6.8 BXWritePC()

This procedure writes a value to the PC with the correct semantics for such writes by interworking instructions. That is, with BX-like interworking behavior in all circumstances.

BXWritePC(bits(32) value)

A.6.9 CallSecureMonitor()

This procedure calls the Secure Monitor.

A.6.10 CallSupervisor()

This procedure calls the Supervisor.

A.6.11 ClearEventRegister()

This procedure clears the event register on the current processor. See EventRegistered() on page A-26 for details of the event register.

A.6.12 ClearExclusiveMonitors()

This procedure clears the monitors used by the load/store exclusive instructions.
A.6.13 ConditionPassed()
This function performs the condition test for an instruction, based on:
- the 4-bit cond field of the instruction for ARM instructions and for the two Thumb conditional branch encodings (encodings T1 and T3 of the B instruction)
- the current values of the CPSR.IT[7:0] bits for other Thumb instructions.

boolean ConditionPassed()

A.6.14 Coproc_Accepted()
This function determines whether a coprocessor accepts an instruction.

boolean Coproc_Accepted(integer cp_num, bits(32) instr)

A.6.15 Coproc_DoneLoading()
This function determines for an LDC instruction whether enough words have been loaded.

boolean Coproc_DoneLoading(integer cp_num, bits(32) instr)

A.6.16 Coproc_DoneStoring()
This function determines for an STC instruction whether enough words have been stored.

boolean Coproc_DoneStoring(integer cp_num, bits(32) instr)

A.6.17 Coproc_GetOneWord()
This function obtains the word for an MRC instruction from the coprocessor.

bits(32) Coproc_GetOneWord(integer cp_num, bits(32) instr)

A.6.18 Coproc_GetTwoWords()
This function obtains the two words for an MRRC instruction from the coprocessor.

(bits(32), bits(32)) Coproc_GetTwoWords(integer cp_num, bits(32) instr)

A.6.19 Coproc_GetWordToStore()
This function obtains the next word to store for an STC instruction from the coprocessor.

bits(32) Coproc_GetWordToStore(integer cp_num, bits(32) instr)
A.6.20  **Coproc_InternalOperation()**

This procedure instructs a coprocessor to perform the internal operation requested by a CDP instruction.

Coproc_InternalOperation(integer cp_num, bits(32) instr)

A.6.21  **Coproc_SendLoadedWord()**

This procedure sends a loaded word for an LDC instruction to the coprocessor.

Coproc_SendLoadedWord(bits(32) word, integer cp_num, bits(32) instr)

A.6.22  **Coproc_SendOneWord()**

This procedure sends the word for an MCR instruction to the coprocessor.

Coproc_SendOneWord(bits(32) word, integer cp_num, bits(32) instr)

A.6.23  **Coproc_SendTwoWords()**

This procedure sends the two words for an MCRR instruction to the coprocessor.

Coproc_SendTwoWords(bits(32) word1, bits(32) word2, integer cp_num, bits(32) instr)

A.6.24  **CurrentInstrSet()**

This function returns an enumeration value that identifies the current instruction set.

enumeration InstrSet (InstrSetARM, InstrSet_Thumb, InstrSet_Java, InstrSet_ThumbEE);
InstrSet CurrentInstrSet()

A.6.25  **CurrentModeHasSPSR()**

This function determines whether the current processor mode has an SPSR. All modes except User or System mode have an SPSR.

boolean CurrentModeHasSPSR()

A.6.26  **CurrentModeIsPrivileged()**

This function determines whether the current processor mode is privileged. All modes except User mode are privileged.

boolean CurrentModeIsPrivileged()
A.6.27 DataMemoryBarrier()

This procedure produces a Data Memory Barrier.

DataMemoryBarrier(bits(4) option)

A.6.28 DataSynchronizationBarrier()

This procedure produces a Data Synchronization Barrier.

DataSynchronizationBarrier(bits(4) option)

A.6.29 DecodelmShift(), DecodeRegShift()

These functions perform the standard 2-bit type, 5-bit amount and 2-bit type decodes for immediate and register shifts respectively. See Shift operations on page 4-11.

A.6.30 EventRegistered()

This function returns TRUE if the event register on the current processor is set and FALSE if it is clear. The event register is set as a result of any of the following events:

1. an IRQ interrupt, unless masked by the CPSR I-bit
2. an FIQ interrupt, unless masked by the CPSR F-bit
3. an Imprecise Data abort, unless masked by the CPSR A-bit
4. a Debug Entry request, if Debug is enabled
5. an event sent by any processor in the multi-processor system as a result of that processor executing a Hint_SendEvent()
6. an exception return
7. implementation-specific reasons, that might be IMPLEMENTATION DEFINED but also might occur arbitrarily.

The state of the event register is UNKNOWN at Reset.

A.6.31 EncodingSpecificOperations()

This procedure invokes the encoding-specific pseudo-code for an instruction encoding and performs other encoding-specific operations, as defined in the pseudocode beneath the encoding diagram for the particular encoding.

A.6.32 ExclusiveMonitorsPass()

This function determines whether a store exclusive instruction is successful. A store exclusive is successful if it still has possession of the exclusive monitors.
boolean ExclusiveMonitorsPass(bits(32) address, integer size)

A.6.33 Hint_Debug()
This procedure supplies a hint to the debug system.
Hint_Debug(bits(4) option)

A.6.34 Hint_PreloadData()
This procedure performs a preload data hint.
Hint_PreloadData(bits(32) address)

A.6.35 Hint_PreloadInstr()
This procedure performs a preload instructions hint.
Hint_PreloadInstr(bits(32) address)

A.6.36 Hint_SendEvent()
This procedure performs a send event hint.

A.6.37 Hint_Yield()
This procedure performs a Yield hint.

A.6.38 InITBlock()
This function returns TRUE if execution is currently in an IT block and FALSE otherwise.
boolean InITBlock()

A.6.39 InstructionSynchronizationBarrier()
This procedure produces an Instruction Synchronization Barrier.
InstructionSynchronizationBarrier(bits(4) option)

A.6.40 IntegerZeroDivideTrappingEnabled()
This function returns TRUE if the trapping of divisions by zero in the integer division instructions SDIV and UDIV is enabled, and FALSE otherwise.

In the R profile, this is controlled by the DZ bit (bit[19]) of CP15 register 1. TRUE is returned if the bit is 1 and FALSE if it is 0. This function is never called in the A profile.
A.6.41  **JazelleAcceptsExecution()**

This function indicates whether Jazelle hardware will take over execution when a BXJ instruction is executed.

```plaintext
boolean JazelleAcceptsExecution()
```

A.6.42  **LastInITBlock()**

This function returns TRUE if the current instruction is the last instruction in an IT block, and FALSE otherwise.

A.6.43  **LoadWritePC()**

This procedure writes a value to the PC with the correct semantics for such writes by load instructions. That is, with BX-like interworking behavior in ARMv5 and above, and just a change to the PC in ARMv4T.

```plaintext
LoadWritePC(bits(32) value)
```

A.6.44  **MemA[]**

This array-like function performs a memory access that is required to be aligned, using the current privilege level.

```plaintext
bits(8*size) MemA[bits(32) address, integer size]
MemA[bits(32) address, integer size] = bits(8*size) value
```

A.6.45  **MemAA[]**

This array-like function performs a memory access that is required to be aligned and atomic, using the current privilege level.

```plaintext
bits(8*size) MemAA[bits(32) address, integer size]
MemAA[bits(32) address, integer size] = bits(8*size) value
```

A.6.46  **MemU[]**

This array-like function performs a memory access that is allowed to be unaligned, using the current privilege level.

```plaintext
bits(8*size) MemU[bits(32) address, integer size]
MemU[bits(32) address, integer size] = bits(8*size) value
```

A.6.47  **MemU_unpriv[]**

This array-like function performs a memory access that is allowed to be unaligned, as an unprivileged access regardless of the current privilege level.
bits(8*size) MemU_unpriv[bits(32) address, integer size]
MemU_unpriv[bits(32) address, integer size] = bits(8*size) value

A.6.48 PCStoreValue()
This function returns the value to be stored by an instruction that stores the PC. It is IMPLEMENTATION
DEFINED whether this is the address of the instruction plus 8 or the address of the instruction plus 12. This
only applies to ARM instructions, because no Thumb instructions store the PC.

bits(32) PCStoreValue()

A.6.49 R[]
This array-like function reads or writes a register. Reading register 13, 14, or 15 reads the SP, LR or PC
respectively and writing register 13 or 14 writes the SP or LR respectively.

bits(32) R[integer n]
R[integer n] = bits(32) value;

A.6.50 RaiseCoprocessorException()
This procedure raises the appropriate exception for a rejected coprocessor instruction.

In the A and R profiles, this is an Undefined Instruction exception.

A.6.51 RaiseIntegerZeroDivide()
This procedure raises the appropriate exception for a division by zero in the integer division instructions
SDIV and UDIV.

In the R profile, this is an Undefined Instruction exception. This exception is never raised in the A profile.

A.6.52 Rmode[]
This array-like function reads or write a register belonging to a specified processor mode, and is otherwise
identical to R[].

bits(32) R[integer n, integer mode]
R[integer n, integer mode] = bits(32) value;

A.6.53 Select_InstrSet()
This procedure selects a new instruction set to execute.

enumeration InstrSet (InstrSetARM, InstrSet_Thumb, InstrSet_Java,
InstrSet_ThumbEE);
Select_InstrSet(InstrSet iset)
A.6.54  **SetEndianness()**

This procedure sets the current endianness for load/store instructions.

```c
enumeration Endian (Endian_Little, Endian_Big);
SetEndianness(Endian new)
```

A.6.55  **SetExclusiveMonitors()**

This procedure sets the exclusive monitors for a load exclusive instruction.

```c
SetExclusiveMonitors(bits(32) address, integer size)
```

A.6.56  **Shift(), Shift_C()**

These functions perform standard ARM shifts on values, returning a result value and in the case of `Shift_C()`, a carry out bit. See *Shift operations* on page 4-11.

A.6.57  **StartITBlock()**

This procedure starts an IT block with specified *first condition* and *mask* values.

```c
StartITBlock(bits(4) firstcond, bits(4) mask)
```

A.6.58  **SwitchToJazelleExecution()**

This procedure passes control of execution to Jazelle hardware (for a BXJ instruction).

A.6.59  **ThisInstr()**

This function returns the currently-executing instruction. It is only used on 32-bit instruction encodings at present.

```c
bits(32) ThisInstr()
```

A.6.60  **ThumbExpandImm(), ThumbExpandImmWithC()**

These functions do the standard expansion of the 12 bits specifying an Thumb data-processing immediate to its 32-bit value. The `WithC` version also produces a carry out bit. See *Operation* on page 4-9.

A.6.61  **WaitForEvent()**

This procedure causes the processor to suspend execution until any processor in the multiprocessor system executes a SEV instruction, or any of the following occurs for the processor itself:

- an IRQ interrupt, unless masked by the CPSR I-bit
- an FIQ interrupt, unless masked by the CPSR F-bit
• an Imprecise Data abort, unless masked by the CPSR A-bit
• a Debug Entry request, if Debug is enabled
• implementation-specific reasons, that might be IMPLEMENTATION DEFINED but also might occur arbitrarily
• Reset.

It is IMPLEMENTATION DEFINED whether or not restarting execution after the period of suspension causes a ClearEventRegister() to occur.

A.6.62 WaitForInterrupt()

This procedure causes the processor to suspend execution until any of the following occurs for that processor:

• an IRQ interrupt, regardless of the CPSR I-bit
• an FIQ interrupt, regardless of the CPSR F-bit
• an Imprecise Data abort, regardless of the CPSR A-bit
• a Debug Entry request, if Debug is enabled
• implementation-specific reasons, that might be IMPLEMENTATION DEFINED but also might occur arbitrarily
• Reset.

A.6.63 WriteCPSRUnderMask()

This procedure performs the write CPSR actions for an MSR CPSR instruction in the ARMv7-A or ARMv7-R profiles.

WriteCPSRUnderMask(bits(32) value, bits(4) mask)

A.6.64 WriteSPSRUnderMask()

This procedure performs the write SPSR actions for an MSR SPSR instruction in the ARMv7-A or ARMv7-R profiles.

WriteSPSRUnderMask(bits(32) value, bits(4) mask)
Glossary

**APSR**  
*See* Application Program Status Register.

**Application Program Status Register**  
The register containing those bits that deliver status information about the results of instructions. In this manual, synonymous with the CPSR, but only the N, Z, C, V, Q and GE[3:0] bits of the CPSR are accessed using the APSR name.

**IMPLEMENTATION DEFINED**  
Means that the behavior is not architecturally defined, but must be defined and documented by individual implementations.

**IT block**  
An IT block is a block of up to four instructions following an *If-Then* (IT) instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See *IT* on page 4-92 for additional information.

**Memory hint**  
A memory hint instruction allows you to provide advance information to memory systems about future memory accesses, without actually loading or storing any data. PLD and PLI are the only memory hint instructions currently provided.

**Single Instruction, Multiple Data (SIMD)**  
Single Instruction, Multiple Data (SIMD) instructions perform similar operations on four 8-bit, or two 16-bit, data items held in 32-bit registers. See *SIMD add and subtract* on page 3-21 for additional information.

**UAL**  
*See* Unified Assembler Language.
**UNDEFINED**
An attempt to execute an UNDEFINED instruction causes an Undefined Instruction exception.

**Unified Assembler Language**
The new assembler language used in this document. See *Unified Assembler Language* on page ix for details.

**UNPREDICTABLE**
The result of an UNPREDICTABLE instruction cannot be relied upon. UNPREDICTABLE instructions or results must not represent security holes. UNPREDICTABLE instructions must not halt or hang the processor, or any parts of the system.