PCI Express™ Mini Card
Electromechanical Specification
Revision 1.0

June 2, 2003
PCI-SIG disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI-SIG make a commitment to update the information contained herein.

Contact the PCI-SIG office to obtain the latest revision of the specification.

Questions regarding this specification or membership in PCI-SIG may be forwarded to:

**Membership Services**
www.pcisig.com  
E-mail: administration@pcisig.com  
Phone: 1-800-433-5177 (Domestic Only)  
503-291-2569  
Fax: 503-297-1090

**Technical Support**
techsupp@pcisig.com

**DISCLAIMER**

This PCI Express Mini Card Electromechanical Specification is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

PCI Express is a trademark of PCI-SIG.

All other product names are trademarks, registered trademarks, or service marks of their respective owners.
Contents

1. INTRODUCTION ..............................................................................................................................7
   1.1. OVERVIEW ............................................................................................................................ 7
   1.2. SPECIFICATION REFERENCES .............................................................................................. 9
   1.3. TARGETED APPLICATIONS .................................................................................................. 9
   1.4. FEATURES AND BENEFITS .................................................................................................. 10

2. MECHANICAL SPECIFICATION ...............................................................................................11
   2.1. OVERVIEW ............................................................................................................................ 11
   2.2. CARD SPECIFICATIONS ....................................................................................................... 11
        2.2.1. Card Form Factor ........................................................................................................... 12
        2.2.2. Card PCB Details ......................................................................................................... 13
   2.3. SYSTEM CONNECTOR SPECIFICATIONS ............................................................................ 17
        2.3.1. System Connector ......................................................................................................... 17
        2.3.2. System Connector Parametric Specifications ............................................................. 20
        2.3.3. I/O Connector Area ...................................................................................................... 22
   2.4. THERMAL GUIDELINES ....................................................................................................... 23

3. ELECTRICAL SPECIFICATIONS ..................................................................................................25
   3.1. OVERVIEW ............................................................................................................................ 25
   3.2. SYSTEM INTERFACE SIGNALS ............................................................................................ 25
        3.2.1. Power Sources and Grounds .......................................................................................... 26
        3.2.2. PCI Express Interface .................................................................................................... 26
        3.2.3. USB Interface ................................................................................................................ 27
        3.2.4. Auxiliary Signals .......................................................................................................... 28
                3.2.4.1. Reference Clock .................................................................................................. 28
                3.2.4.2. CLKREQ# Signal ............................................................................................... 28
                3.2.4.3. PERST# Signal .................................................................................................. 28
                3.2.4.4. WAKE# Signal .................................................................................................. 29
                3.2.4.5. SMBus ................................................................................................................. 29
        3.2.5. Communications Specific Signals ................................................................................... 29
                3.2.5.1. Status Indicators .................................................................................................. 29
   3.3. CONNECTOR PIN-OUT DEFINITIONS .................................................................................... 31
        3.3.1. Grounds ...................................................................................................................... 32
        3.3.2. Reserved Pins .............................................................................................................. 32
   3.4. ELECTRICAL REQUIREMENTS ............................................................................................. 32
        3.4.1. Digital Interfaces .......................................................................................................... 32
        3.4.2. Power ........................................................................................................................... 35
A. SUPPLEMENTAL GUIDELINES FOR PCI EXPRESS MINI CARD CONNECTOR TESTING

A.1. TEST BOARDS ASSEMBLY
   A.1.1. Base Board Assembly
   A.1.2. Plug-in Cards Assembly
A.2. INSERTION LOSS MEASUREMENT
A.3. RETURN LOSS MEASUREMENT
A.4. NEAR END CROSSTALK MEASUREMENT

B. I/O CONNECTOR GUIDELINES
   B.1. WIRE-LINE MODEMS
   B.2. IEEE 802.3 WIRED ETHERNET
   B.3. IEEE 802.11 WIRELESS ETHERNET
Figures

FIGURE 1-1: PCI EXPRESS MINI CARD ADD-IN CARD INSTALLED IN A MOBILE PLATFORM........... 8
FIGURE 1-2: LOGICAL REPRESENTATION OF THE PCI EXPRESS MINI CARD SPECIFICATION........ 8
FIGURE 2-1: CARD FORM FACTOR (MODEM EXAMPLE APPLICATION SHOWN) ......................... 12
FIGURE 2-2: CARD TOP AND BOTTOM ................................................................................ 13
FIGURE 2-3: CARD TOP AND BOTTOM DETAILS A AND B.................................................... 14
FIGURE 2-4: CARD EDGE ................................................................................................... 15
FIGURE 2-5: CARD COMPONENT KEEP OUT AREAS ............................................................. 16
FIGURE 2-6: PCI EXPRESS MINI CARD SYSTEM CONNECTOR ............................................ 17
FIGURE 2-7: RECOMMENDED SYSTEM BOARD LAYOUT (SINGLE SOCKET) ....................... 18
FIGURE 2-8: RECOMMENDED SYSTEM BOARD LAYOUT (DETAIL D) .................................. 19
FIGURE 2-9: RECOMMENDED SYSTEM BOARD LAYOUT (DUAL SOCKET) ......................... 20
FIGURE 2-10: I/O CONNECTOR LOCATION AREAS ............................................................... 22
FIGURE 2-11: POWER DENSITY UNIFORM LOADING AT 80 PERCENT COVERAGE ............... 23

Tables

TABLE 2-1: SYSTEM CONNECTOR PHYSICAL REQUIREMENTS ............................................. 20
TABLE 2-2: SYSTEM CONNECTOR MECHANICAL PERFORMANCE REQUIREMENTS .......... 21
TABLE 2-3: SYSTEM CONNECTOR ELECTRICAL PERFORMANCE REQUIREMENTS .......... 21
TABLE 2-4: SYSTEM CONNECTOR ENVIRONMENTAL PERFORMANCE REQUIREMENTS .... 21
TABLE 3-1: PCI EXPRESS MINI CARD SYSTEM INTERFACE SIGNALS ............................... 25
TABLE 3-2: DEFINED LED STATES ....................................................................................... 30
TABLE 3-3: RECOMMENDED USE FOR LED INDICATORS BY WIRELESS CLASSES ............ 30
TABLE 3-4: SYSTEM CONNECTOR PIN-OUT .......................................................................... 31
TABLE 3-5: SIGNAL INTEGRITY REQUIREMENTS AND TEST PROCEDURES .................... 33
TABLE 3-6: POWER RATINGS ............................................................................................. 35
1. Introduction

1.1. Overview

This specification defines an implementation for small form factor PCI Express cards. The specification uses a qualified sub-set of the same signal protocol, electrical definitions, and configuration definitions as the *PCI Express Base Specification, Revision 1.0a*. Where this specification does not explicitly define PCI Express characteristics, the *PCI Express Base Specification* governs.

The primary differences between a PCI Express add-in card (as defined by the *PCI Express Card Electromechanical Specification*) and a PCI Express Mini Card add-in card is a unique card form factor optimized for mobile computing platforms and a card-system interconnection optimized for communication applications. Specifically, PCI Express Mini Card add-in cards are smaller and have smaller connectors than standard PCI Express add-in cards.

Figure 1-1 shows a conceptual drawing of this form factor as it may be installed in a mobile platform. Figure 1-1 does not reflect the actual dimensions and physical characteristics as those details are specified elsewhere in this specification. However, it is representative of the general concept of this specification to use a single system connector to support all necessary system interfaces by means of a common edge connector. Communications media interfaces may be provided via separate I/O connectors and RF connectors each with independent cables as illustrated in Figure 1-1.
Figure 1-1: PCI Express Mini Card Add-in Card Installed in a Mobile Platform

PCI Express Mini Card supports two primary system bus interfaces: PCI Express and USB as shown in Figure 1-2.

Figure 1-2: Logical Representation of the PCI Express Mini Card Specification
1.2. Specification References

This specification requires references to other specifications or documents that will form the basis for some of the requirements stated herein.

- PCI Express Base Specification, Revision 1.0a
- PCI Express Card Electromechanical Specification, Revision 1.0a
- PCI Local Bus Specification, Revision 2.3
- Mini PCI Specification, Revision 1.0
- PCI Bus Power Management Interface Specification, Revision 1.1
- Advanced Configuration and Power Interface Specification, Revision 2.0b
- Universal Serial Bus Specification, Revision 2.0
- SMBus Specification, Revision 2.0
- ELA-364-1000.01: Environmental Test Methodology for Assessing the Performance of Electrical Connectors and Sockets Used in Business Office Applications
- ELA-364: Electrical Connector/Socket Test Procedures Including Environmental Classifications

1.3. Targeted Applications

Although the PCI Express Mini Card is originally intended for both wired and wireless communication applications, it is not limited to such applications. Communications-specific applications may include:

Wired data communication:
- Local Area Network (LAN): 10/100/1000 Mbps Ethernet
- Wide Area Network (WAN): V.90/V.92 modem

Wireless data communication:
- Wireless-LAN (W-LAN): 802.11b/g/a (2.4 GHz and 5.2 GHz bands)
- Wireless-WAN (W-WAN): Cellular data (e.g., GSM/GPRS, UMTS, and CDMA-2000)
- Wireless-Personal Area Network (W-PAN): Bluetooth

PCI Express Mini Card is targeted toward addressing system manufacturers’ needs for build-to-order and configure-to-order rather than providing a general end-user-replaceable module. In specific applications such as wireless, there are worldwide regulatory implications in providing end-user access to items such as antenna connections and frequency-determining components. It is up to the system manufacturer to limit access to appropriate trained service personnel and provide such notification to the user.

Although not specifically considered, other applications that may also find their way to this form factor include advanced wired WAN technologies (xDSL and cable modem), location services using GPS, and audio functions.
1.4. Features and Benefits

The performance characteristics of PCI Express make PCI Express Mini Card add-in cards desirable in a wide range of mobile systems. This mobile computer optimized form factor provides a number of benefits, including:

- **Upgradeability** – PCI Express Mini Card add-in cards are removable and upgradeable with available “new technology” cards. This allows upgrades to the newest technologies. System manufacturers are responsible for providing sufficient notification in the accompanying manual when a qualified technician should perform the upgrade service.

- **Flexibility** – A single PCI Express Mini Card interface can accommodate various types of communications devices. Therefore, the OEM manufacturer can supply build-to-order systems (for example, a network interface card instead of a modem or Token Ring instead of Ethernet).

- **Reduced Cost** – A standard form factor for small form factor add-in cards makes them more manufacturable, which may lead to reduced costs and provide an economy-of-scale advantage over custom manufactured form factors.

- **Serviceability** – PCI Express Mini Card add-in cards can be removed and easily serviced if they fail.

- **Reliability** – PCI Express Mini Card add-in cards will be mass-produced cards with higher quality than low-volume custom boards.

- **Software Compatibility** – PCI Express Mini Card add-in cards are intended to be fully compatible with software drivers and applications that will be developed for standard PCI Express add-in cards.

- **Reduced Size** – PCI Express Mini Card add-in cards are smaller than PC Cards, PCI Express add-in cards, Mini PCI add-in cards, and other add-in card form factors. This reduced size permits a higher level of integration of data communications devices into notebook PCs.

- **Regulatory Agency Accepted Form Factor** – Standardization of the PCI Express Mini Card form factor will permit world wide regulatory agencies to approve PCI Express Mini Card communications devices independent of the system. This significantly reduces cost and risk on the part of systems manufacturers.

- **Power Management** – PCI Express Mini Card is designed to be truly mobile friendly for current and future mobile specific power management features.
2. Mechanical Specification

2.1. Overview

This specification defines a small form factor card for systems in which a PCI Express add-in card cannot be used due to mechanical system design constraints. The specification defines a smaller card based on a single 52-pin card-edge type connector for system interfaces. The specification also defines the PCI Express Mini Card system board connector.

2.2. Card Specifications

There is one PCI Express Mini Card add-in card size.

For purposes of the drawings in this specification, the following notes apply:

- All dimensions are in millimeters, unless otherwise specified.
- All dimension tolerances are ± 0.15 mm, unless otherwise specified.
- Dimensions marked with an asterisk (*) are overall envelope dimensions and include space allowances for insulation to comply with regulatory and safety requirements.
- Insulating material shall not interfere with or obstruct mounting holes or grounding pads.
2.2.1. Card Form Factor

The card form factor is specified by Figure 2-1. The figure illustrates a modem example application. The hatched area shown in this figure represents the available component volume for the card’s circuitry.

Figure 2-1: Card Form Factor (Modem Example Application Shown)
2.2.2. Card PCB Details

Figure 2-2, Figure 2-3, Figure 2-4, and Figure 2-5 provide the printed circuit board (PCB) details required to fabricate the card. The PCB for this application is expected to be 1.0 mm thick.
Figure 2-3: Card Top and Bottom Details A and B
Hatched areas illustrate maximum available component volume.

Notes:

⚠️ Card thickness applies across tabs and includes plating and/or metalization.

⚠️ Bevel must be free of cutting burrs.

Figure 2-4: Card Edge
Figure 2-5: Card Component Keep Out Areas
2.3. **System Connector Specifications**

The PCI Express Mini Card system connector is similar to the SO-DIMM connector and is modeled after the Mini PCI Type III connector without side retaining clips.

Note: All dimensions are in millimeters, unless otherwise specified. All dimension tolerances are ±0.15 mm, unless otherwise specified.

### 2.3.1. System Connector

The system connector is 52-pin card edge type connector. Detailed dimensions should be obtained from the connector manufacturer. Figure 2-6 shows the system connector. Figure 2-7, Figure 2-8, and Figure 2-9 show the recommended locations of the PCI Express Mini Card system connector on the system board.

⚠️ Depth of card slot and orientation post centerlines must be aligned by ±0.05.

*Figure 2-6: PCI Express Mini Card System Connector*
Figure 2-7: Recommended System Board Layout (Single Socket)
Figure 2-8: Recommended System Board Layout (Detail D)
2.3.2. **System Connector Parametric Specifications**

Table 2-1, Table 2-2, Table 2-3, and Table 2-4 specify the requirements for physical, mechanical, electrical, and environmental performance for the system connector.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector Housing</td>
<td>U.L. rated 94-V-1 (minimum)</td>
</tr>
<tr>
<td></td>
<td>Must be compatible with lead-free soldering process</td>
</tr>
<tr>
<td>Contacts: Receptacle</td>
<td>Copper alloy</td>
</tr>
<tr>
<td>Contact Finish: Receptacle</td>
<td>Must be compatible with lead-free soldering process</td>
</tr>
</tbody>
</table>
### Table 2-2: System Connector Mechanical Performance Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Durability</td>
<td>EIA-364-9 50 cycles</td>
</tr>
<tr>
<td>Total mating/un-mating force*</td>
<td>EIA-364-13 2.3 kgf maximum</td>
</tr>
<tr>
<td>Shock</td>
<td>EIA-364-27, Test condition A Add to EIA-364-1000 test group 3 with LLCR before vibration sequence. Note: Shock specifications assume that an effective card retention feature is used.</td>
</tr>
</tbody>
</table>

* Card mating/unmating sequence:
  1. Insert the card at the angle specified by the manufacturer.
  2. Rotate the card into position.
  3. Reverse the installation sequence to unmate.

### Table 2-3: System Connector Electrical Performance Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Level Contact Resistance</td>
<td>EIA-364-23 55 milliohms maximum (initial) per contact; 20 milliohms maximum change allowed.</td>
</tr>
<tr>
<td>Insulation Resistance</td>
<td>EIA-364-21 &gt; 5 x 10^8 @ 500 V DC</td>
</tr>
<tr>
<td>Dielectric Withstanding Voltage</td>
<td>EIA-364-20 &gt; 300 V AC (RMS) @ sea level</td>
</tr>
<tr>
<td>Current Rating</td>
<td>0.50 amp/power contact (continuous) The temperature rise above ambient shall not exceed 30 °C. The ambient condition is still air at 25 °C. EIA-364-70 method 2</td>
</tr>
<tr>
<td>Voltage Rating</td>
<td>50 V AC per contact</td>
</tr>
</tbody>
</table>

### Table 2-4: System Connector Environmental Performance Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature</td>
<td>-40 °C to +80 °C</td>
</tr>
<tr>
<td>Environmental Test Methodology</td>
<td>EIA-364-1000.01 Test Group, 1, 2, 3, and 4</td>
</tr>
<tr>
<td>Useful field life</td>
<td>5 years</td>
</tr>
</tbody>
</table>
To ensure that the environmental tests measure the stability of the connector, the add-in cards used shall have edge finger tabs with a minimum plating thickness of 30 micro-inches of gold over 50 micro-inches of nickel (for environmental test purposes only). Furthermore, it is highly desirable that testing gives an indication of the stability of the connector when add-in cards at the lower and upper limit of the card thickness requirement are used. In any case, both the edge tab plating thickness and the card thickness shall be recorded in the environmental test report.

### 2.3.3. I/O Connector Area

The placement of I/O connectors on a PCI Express Mini Card add-in card is recommended to be at the end opposite of the system connector as shown in Figure 2-10. The recommended area applies to both sides of the card, though typical placement will be on the top of the card due to the additional height available. Depending on the application, one or more connectors may be required to provide for cabled access between the card and media interfaces such as LAN and modem line interfaces and/or RF antennas. This area is not restricted to I/O connectors only and can be used for circuitry if not needed for connectors.

![I/O Connector Area](image-url)
## 2.4. Thermal Guidelines

For purposes of this specification, power consumption is not necessarily directly related to the thermal dissipation limitations within the system; e.g., additional power may be consumed via the system interface, yet the thermal energy may be dissipated in circuits located off the card (most likely in a remote media interface circuit such as an antenna). Power consumption limits for PCI Express Mini Card are included in Chapter 3.

**System Board Requirements:**

- System board designers shall ensure that the board can dissipate 28.1 °C/W in the region of the add-in card. The method in which this is dissipated depends on the OEM standards, but natural convection/radiation is unlikely. Most applications will require some air flow over the add-in card.

- Direct attach thermal solutions are not allowed.

**Add-In Card Requirements:**

- The maximum thermal dissipation directly from any PCI Express Mini Card add-in card is 2.3 W at a component temperature of 90 °C.

- De-rate maximum card power 0.046 W for every 1 °C component $T_{\text{CASE}}$ is rated below 90 °C.

- Example: $T_{\text{CASE}} = 85$ °C, then de-rate power 0.23 W to $P = 2.07$ W.

- The total thermal energy dissipated must be spread out relatively uniformly over the PCI Express Mini Card add-in card in order to avoid hot spots. Figure 2-11 provides guidance on power density. The top side of the card can generally tolerate as much as twice the density as the bottom side of the card, with the components on the bottom side being trapped between the add-in card PCB and the system board PCB.

![Figure 2-11: Power Density Uniform Loading at 80 Percent Coverage](image-url)
Example: If side one of the card is loaded to at 0.12 W/cm², the other side of the card (side two) can only be loaded to 0.07 W/cm². In all cases, the sum of power densities for both sides of the card must not exceed 0.19 W/cm².

Note: Additional heat beyond the maximum 2.3 W of thermal dissipation, listed on page 23 as a requirement for an add-in card, may be generated by the PCI Express Mini Card add-in card's I/O circuitry. For example, for certain modem line conditions in the approved countries, TBR21 states a modem may dissipate as much as an additional 2.4 W (40-V drop at 60 mA). If the add-in card requires additional thermal management in order to stay within the aforementioned criteria, the add-in card manufacturer must coordinate with the system board manufacturer to achieve a final solution.
3. Electrical Specifications

3.1. Overview

This chapter covers the electrical specifications for PCI Express Mini Card.

3.2. System Interface Signals

Table 3-1 summarizes the 26 signal and 18 power lines that are supported by the system interface.

Two primary data interfaces are defined for PCI Express Mini Card: PCI Express and USB. System designers may optionally choose to implement slots that support only one of these interfaces and still be compliant to this specification. As PCI Express Mini Card is targeted to BTO/CTO applications, the proper matching of specific add-in cards to systems with the matching data interface has to be managed by the system integrator.

<table>
<thead>
<tr>
<th>Signal Group</th>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
<td>+3.3V (2 pins)</td>
<td>Primary</td>
<td>3.3 V source</td>
</tr>
<tr>
<td></td>
<td>+3.3Vaux (1 pin)</td>
<td>Auxiliary</td>
<td>3.3 V source</td>
</tr>
<tr>
<td></td>
<td>+1.5V (3 pins)</td>
<td>Primary</td>
<td>1.5 V source</td>
</tr>
<tr>
<td></td>
<td>GND (12 pins)</td>
<td>Return</td>
<td>Current path</td>
</tr>
<tr>
<td>PCI Express</td>
<td>PETp0, PETn0</td>
<td>Input/Output</td>
<td>PCI Express x1 data interface: one differential transmit pair and one differential receive pair</td>
</tr>
<tr>
<td></td>
<td>PERp0, PERn0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>REFCLK+, REFCLK–</td>
<td>Input</td>
<td>PCI Express differential reference clock (100 MHz)</td>
</tr>
<tr>
<td>Universal Serial Bus (USB)</td>
<td>USB_D+, USB_D–</td>
<td>Input/Output</td>
<td>USB serial data interface compliant to the USB 2.0 specification</td>
</tr>
</tbody>
</table>
### Signal Group

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PERST#</td>
<td>Input</td>
<td>Functional reset to the card</td>
</tr>
<tr>
<td>CLKREQ#</td>
<td>Output</td>
<td>Reference clock request signal</td>
</tr>
<tr>
<td>WAKE#</td>
<td>Output</td>
<td>Open Drain active Low signal. This signal is used to request that the system return from a sleep/suspended state to service a function initiated wake event.</td>
</tr>
<tr>
<td>SMB_DATA</td>
<td>Input/Output</td>
<td>SMBus data signal compliant to the SMBUS 2.0 specification</td>
</tr>
<tr>
<td>SMB_CLK</td>
<td>Input</td>
<td>SMBus clock signal compliant to the SMBUS 2.0 specification</td>
</tr>
</tbody>
</table>

#### Auxiliary Signals

(3.3V Compliant)

- **SMB_CLK**: Input SMBus clock signal compliant to the SMBUS 2.0 specification
- **SMB_DATA**: Input/Output SMBus data signal compliant to the SMBUS 2.0 specification

#### Communications Specific Signals

- **LED_WPAN#**, **LED_WLAN#**, **LED_WWAN#**: Output Active low signals. These signals are used to allow the PCI Express Mini Card add-in card to provide status indicators via LED devices that will be provided by the system.

### 3.2.1. Power Sources and Grounds

PCI Express Mini Card provides two power sources: one at 3.3V (+3.3V) and one at 1.5V (+1.5V). The auxiliary voltage source (+3.3Vaux) is sourced over the same pins as the primary voltage (+3.3V) and is available during the system’s stand-by/suspend state to support wake event processing on the communications card.

### 3.2.2. PCI Express Interface

The PCI Express interface supports a x1 PCI Express interface (one Lane). A Lane consists of an input and an output high-speed differential pair. Also supported is a PCI Express reference clock. Refer to the *PCI Express Base Specification* for more details on the functional requirements for the PCI Express interface signals.
IMPLEMENTATION NOTE

Lane Polarity

By default, the PETp0 and PETn0 pins (the transmitter differential pair of the connector) shall be connected to the PCI Express transmitter differential pair on the system board and to the PCI Express receiver differential pair on the PCI Express Mini Card add-in card. Similarly by default, the PERp0 and PERn0 pins (the receiver differential pair of the connector) shall be connected to the PCI Express receiver differential pair on the system board and to the PCI Express transmitter differential pair on the PCI Express Mini Card add-in card.

However, the “p” and “n” connections may be reversed to simplify PCB trace routing and minimize vias if needed. All PCI Express receivers incorporate automatic Lane polarity inversion as part of the Link initialization and training and will correct the polarity independently on each Lane. Refer to Section 4.2.4 of the *PCI Express Base Specification* for more information on Link initialization and training.

IMPLEMENTATION NOTE

Link Power Management

PCI Express Mini Card add-in cards that implement PCI Express-based applications are required by the *PCI Express Base Specification* to implement Link power management states, including support for the L0s and L1 (in addition to the primary L0 and L3 states). For PCI Express Mini Card implementations, Active State PM for both L0s and L1 states shall also be enabled by default. Refer to Section 5.4 of the *PCI Express Base Specification* for more information regarding Active State PM.

3.2.3. USB Interface

The USB interface supports USB 2.0 in all three modes (Low Speed, Full Speed, and High Speed). Because there is not a separate USB-controlled voltage bus, USB functions implemented on a PCI Express Mini Card add-in card are expected to report as self-powered devices. All enumeration, bus protocol, and bus management features for this interface are defined by *Universal Serial Bus Specification, Revision 2.0*. 
3.2.4. **Auxiliary Signals**

The auxiliary signals are provided on the system connector to assist with certain system level functionality or implementation. These signals are not required by the PCI Express architecture, but may be required by specific implementations such as PCI Express Mini Card. The high-speed signal voltage levels are compatible with advanced silicon processes. The optional low speed signals are defined to use the +3.3V or +3.3Vaux supplies, as they are the lowest common voltage available. Most ASIC processes have high voltage (thick gate oxide) I/O transistors compatible with +3.3V. The use of the +3.3V supply allows PCI Express signaling to be used with existing control bus structures, avoiding a buffered set of signals and bridges between the buses.

The PCI Express Mini Card add-in card and system connectors support the auxiliary signals described in the following sections.

3.2.4.1. **Reference Clock**

The REFCLK+/REFCLK- signals are used to assist the synchronization of the card’s PCI Express interface timing circuits. Refer to the *PCI Express Card Electromechanical Specification* for more details on the functional and tolerance requirements for the reference clock signals.

3.2.4.2. **CLKREQ# Signal**

The CLKREQ# signal is an open drain, active low signal that is driven low by the PCI Express Mini Card function to request that the PCI Express reference clock be running in order to allow the PCI Express interface to send/receive data. For this revision of the specification, this signal should always be asserted by PCI Express-based add-in cards and it is acceptable to simply tie this output low (using ground). Add-in cards that do not implement a PCI Express interface shall leave this output unconnected on the card.

3.2.4.3. **PERST# Signal**

The PERST# signal is de-asserted to indicate when the system power sources are within their specified voltage tolerance and are stable. PERST# should be used to initialize the card functions once power sources stabilize. PERST# is asserted when power is switched off and also can be used by the system to force a hardware reset on the card. The system may also use PERST# to cause a warm reset of the add-in card. Refer to the *PCI Express Card Electromechanical Specification* for more details on the functional requirements for the PERST# signal.
3.2.4.4. **WAKE# Signal**

The WAKE# signal is an open drain, active low signal that is driven low by a PCI Express Mini Card function to reactivate the PCI Express Link hierarchy’s main power rails and reference clocks. Only add-in cards that support the wakeup process connect to this pin. If the add-in card has wakeup capabilities, it must support the WAKE# function. Likewise, only systems that support the wakeup function need to connect to this pin, but if they do, they must fully support the WAKE# function. If the wakeup process is used, the +3.3Vaux supply must be present and used for this function. The assertion and de-assertion of WAKE# are asynchronous to any system clock. See Chapter 5 of the *PCI Express Base Specification* for more details on PCI compatible power management. See the *PCI Express Card Electromechanical Specification* for more details on the functional requirements for the WAKE# signal.

3.2.4.5. **SMBus**

The SMBus is a two-wire interface through which various system components can communicate with each other and the rest of the system. It is based on the principles of operation of I²C. The SMBus interface pins are collectively optional for both the add-in card and system board. If the optional management features are implemented, SMBCLK and SMBDAT are both required. The pins assigned to these functions can only be used for these functions and are to be left disconnected if the functions are not implemented. See the *PCI Express Card Electromechanical Specification* for more details on the functional requirements for the SMBus.

3.2.5. **Communications Specific Signals**

3.2.5.1. **Status Indicators**

Three LED signals are provided to enable wireless communications add-in cards to provide status indications to users via system provided indicators. LED_WPAN#, LED_WLAN#, and LED_WWAN# output signals are active low and are intended to drive system-mounted LED indicators. These signals shall be capable of sinking to ground a minimum of 9.0 mA.

Each LED has four defined states as detailed in Table 3-2.
### Table 3-2: Defined LED States

<table>
<thead>
<tr>
<th>State</th>
<th>Definition</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>The LED is emitting no light.</td>
<td></td>
</tr>
<tr>
<td>ON</td>
<td>The LED is emitting light in a stable non-flashing state.</td>
<td></td>
</tr>
<tr>
<td>Slow Blink</td>
<td>The LED is flashing at a steady but slow rate.</td>
<td>250 ± 25% milliseconds ON period 0.2 ± 25% Hz blink rate</td>
</tr>
<tr>
<td>Intermittent Blink</td>
<td>The LED is flashing intermittently proportional to activity on the interface.</td>
<td>50% duty cycle 3 Hz minimum blink rate 20 Hz maximum blink rate</td>
</tr>
</tbody>
</table>

Table 3-3 defines the recommended use for the LED states for each of the three wireless classes (W-PAN, W-LAN, and W-WAN).

### Table 3-3: Recommended Use for LED Indicators by Wireless Classes

<table>
<thead>
<tr>
<th>State</th>
<th>W-PAN</th>
<th>W-LAN</th>
<th>W-WAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>Not powered</td>
<td>Not powered</td>
<td>Not powered</td>
</tr>
<tr>
<td>ON</td>
<td>Powered; ready to transmit or receive</td>
<td>Powered, associated, and authenticated but not transmitting or receiving</td>
<td>Powered, associated, and authenticated but not transmitting or receiving</td>
</tr>
<tr>
<td>Slow Blink</td>
<td>N/A</td>
<td>Powered but not associated or authenticated; searching</td>
<td>Powered but not associated or authenticated; searching</td>
</tr>
<tr>
<td>Intermittent Blink</td>
<td>Activity proportional to transmitting/receiving speed</td>
<td>Activity proportional to transmitting/receiving speed</td>
<td>Activity proportional to transmitting/receiving speed For voice applications, turning off and on the intermittent blink based on the ring pulse cycle can indicate a ring event</td>
</tr>
</tbody>
</table>
### 3.3. Connector Pin-out Definitions

The following sections illustrate signal pin-outs for the system connector. Table 3-4 lists the pin-out for the system connector.

Table 3-4: System Connector Pin-Out

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Pin #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>51</td>
<td>Reserved*</td>
<td>52</td>
<td>+3.3V</td>
</tr>
<tr>
<td>49</td>
<td>Reserved*</td>
<td>50</td>
<td>GND</td>
</tr>
<tr>
<td>47</td>
<td>Reserved*</td>
<td>48</td>
<td>+1.5V</td>
</tr>
<tr>
<td>45</td>
<td>Reserved*</td>
<td>46</td>
<td>LED_WPAN#</td>
</tr>
<tr>
<td>43</td>
<td>Reserved*</td>
<td>44</td>
<td>LED_WLAN#</td>
</tr>
<tr>
<td>41</td>
<td>Reserved*</td>
<td>42</td>
<td>LED_WWAN#</td>
</tr>
<tr>
<td>39</td>
<td>Reserved*</td>
<td>40</td>
<td>GND</td>
</tr>
<tr>
<td>37</td>
<td>Reserved*</td>
<td>38</td>
<td>USB_D+</td>
</tr>
<tr>
<td>35</td>
<td>GND</td>
<td>36</td>
<td>USB_D-</td>
</tr>
<tr>
<td>33</td>
<td>PETp0</td>
<td>34</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>PETn0</td>
<td>32</td>
<td>SMB_DATA</td>
</tr>
<tr>
<td>29</td>
<td>GND</td>
<td>28</td>
<td>+1.5V</td>
</tr>
<tr>
<td>27</td>
<td>GND</td>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>PERp0</td>
<td>24</td>
<td>+3.3Vaux</td>
</tr>
<tr>
<td>23</td>
<td>PERn0</td>
<td>22</td>
<td>PERST#</td>
</tr>
<tr>
<td>19</td>
<td>Reserved</td>
<td>20</td>
<td>Reserved***</td>
</tr>
<tr>
<td>17</td>
<td>Reserved</td>
<td>18</td>
<td>GND</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mechanical Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
</tr>
<tr>
<td>13</td>
</tr>
<tr>
<td>11</td>
</tr>
<tr>
<td>9</td>
</tr>
<tr>
<td>7</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

* Reserved for future second PCI Express Lane (if needed)
** Reserved for future Subscriber Identity Module (SIM) interface (if needed)
*** Reserved for future wireless disable signal (if needed)
**** Reserved for future wireless coexistence control interface (if needed)
3.3.1. **Grounds**

Some of the higher frequency signals require additional isolation from surrounding signals using the concept of interleaving ground (GND) pins separating signals within the connector. These pins should be treated as a normal ground pin with connections immediately made to the ground planes within a card design.

3.3.2. **Reserved Pins**

Reserved pins are not to be terminated on either the add-in card or system board side of the connector. These pins are reserved for definition with future revisions of this specification and are not to be used for non-standard applications.

Three subsets of the reserved pins are tentatively reserved for specific applications as noted in Table 3-4. If after all of the generic reserved pins (pins 17 and 19) are defined, it is determined that any of these pre-reserved applications are not needed, those specially marked pins may be released for redefinition on an as needed basis.

3.4. **Electrical Requirements**

3.4.1. **Digital Interfaces**

A common electrical test fixture is specified and used for evaluating connector signal integrity. The test fixture has 50-ohm single ended traces 6 mils wide that must be uncoupled. The impedance variation of those traces shall be controlled within ±5%. Refer to Appendix A for detailed discussions on the test fixture.

Detailed testing procedures, such as the vector network analyzer settings, operation, and calibration are specified in Appendix A. This appendix should be used in conjunction with the PCI Express Connector Test Fixture.

For the insertion loss and return loss tests, the measurement shall include 1-inch long PCB traces with 0.5 inches on the system board and 0.5 inches on the add-in card. Note that the edge finger pad is not counted as the add-in card PCB trace. It is considered part of the connector interface. The 1-inch PCB trace included in the connector measurement is a part of the trace length allowed on the system board.

Either single ended measurements that are processed to extract the differential characteristics or true differential measurements are allowed. The detailed definition and description of the test fixture and the measurement procedures are provided separately in Appendix A.

An additional consideration to the connector electrical performance is the connector-to-system board and connector-to-add-in-card launches. The connector through hole pad and anti-pad sizes, as well as trace layout on the system board shall follow the recommendations in the **PCI Express Electrical Design Guidelines**. On the add-in card, the ground and power planes underneath the PCI Express high-speed signals (edge fingers) shall be removed. Otherwise, the edge fingers will have too much capacitance and greatly degrade the connector performance. More detailed discussion on
the add-in card electrical design can be found in Appendix A and *PCI Express Electrical Design Guidelines*.

Table 3-5 lists the electrical signal integrity parameters, requirements, and test procedures.

Table 3-5: Signal Integrity Requirements and Test Procedures

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Procedure</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Insertion loss (IL)</td>
<td>EIA 364-101</td>
<td>1 dB max up to 1.25 GHz; [1.6 \times (F - 1.25) + 1] dB for 1.25 GHz &lt; F \leq 3.75 GHz (for example, \leq 5 dB at F = 3.75 GHz)</td>
</tr>
<tr>
<td></td>
<td>The EIA standard must be used with the following considerations:</td>
<td>1 dB max up to 1.25 GHz; [1.6 \times (F - 1.25) + 1] dB for 1.25 GHz &lt; F \leq 3.75 GHz (for example, \leq 5 dB at F = 3.75 GHz)</td>
</tr>
<tr>
<td></td>
<td>1. The step-by-step measurement procedure is outlined in Appendix A.</td>
<td>1 dB max up to 1.25 GHz; [1.6 \times (F - 1.25) + 1] dB for 1.25 GHz &lt; F \leq 3.75 GHz (for example, \leq 5 dB at F = 3.75 GHz)</td>
</tr>
<tr>
<td></td>
<td>2. A common test fixture for connector characterization will be used.</td>
<td>1 dB max up to 1.25 GHz; [1.6 \times (F - 1.25) + 1] dB for 1.25 GHz &lt; F \leq 3.75 GHz (for example, \leq 5 dB at F = 3.75 GHz)</td>
</tr>
<tr>
<td></td>
<td>3. This is a differential insertion loss requirement. Therefore, either true differential measurement must be made or post processing of the single ended measurements must be done to extract the differential characteristics of the connector. The methodology of doing so is covered in Appendix A.</td>
<td>1 dB max up to 1.25 GHz; [1.6 \times (F - 1.25) + 1] dB for 1.25 GHz &lt; F \leq 3.75 GHz (for example, \leq 5 dB at F = 3.75 GHz)</td>
</tr>
<tr>
<td>Return loss (RL)</td>
<td>EIA 364-108</td>
<td>\leq -12 dB up to 1.3 GHz; \leq -7 dB up to 2 GHz; \leq -4 dB up to 3.75 GHz</td>
</tr>
<tr>
<td></td>
<td>The EIA standard must be used with the following considerations:</td>
<td>\leq -12 dB up to 1.3 GHz; \leq -7 dB up to 2 GHz; \leq -4 dB up to 3.75 GHz</td>
</tr>
<tr>
<td></td>
<td>1. The step-by-step measurement procedure is outlined in Appendix A.</td>
<td>\leq -12 dB up to 1.3 GHz; \leq -7 dB up to 2 GHz; \leq -4 dB up to 3.75 GHz</td>
</tr>
<tr>
<td></td>
<td>2. A common test fixture for connector characterization will be used.</td>
<td>\leq -12 dB up to 1.3 GHz; \leq -7 dB up to 2 GHz; \leq -4 dB up to 3.75 GHz</td>
</tr>
<tr>
<td></td>
<td>3. This is a differential return loss requirement. Therefore, either true differential measurement must be made or post processing of the single ended measurements must be done to extract the differential characteristics of the connector. The methodology of doing so is covered in Appendix A.</td>
<td>\leq -12 dB up to 1.3 GHz; \leq -7 dB up to 2 GHz; \leq -4 dB up to 3.75 GHz</td>
</tr>
<tr>
<td>Intra-pair skew</td>
<td>Intra-pair skew must be achieved by design; measurement not required.</td>
<td>5 ps max</td>
</tr>
</tbody>
</table>
### Crosstalk: NEXT

The EIA standard must be used with the following considerations:

1. The crosstalk requirement is with respect to all the adjacent differential pairs including the crosstalk from opposite sides of the connector. This is reflected in the measurement procedure and adjustments to the procedure should be made accordingly.
2. The step-by-step measurement procedure is outlined in Appendix A.
3. A common test fixture for connector characterization will be used.

This is a differential crosstalk requirement between a victim differential signal pair and all of its adjacent differential signal pairs. Therefore, either true differential measurement must be made or post processing of the single ended measurements must be done to extract the differential crosstalk of the connector. The methodology of doing so is covered in Appendix A.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Procedure</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Crosstalk: NEXT</td>
<td>EIA 364-90</td>
<td>-32 dB up to 1.25 GHz; ≤ [32 - 2.4 * (F-1.25)] dB for 1.25 GHz &lt; F ≤ 3.75 GHz (for example, ≤ -26 dB at 3.75 GHz)</td>
</tr>
</tbody>
</table>

**Notes:**

1. A network analyzer is preferred. If greater dynamic range is required, a signal generator/spectrum analyzer may be used. Differential measurements require the use of a two-port (or a four-port) network analyzer to measure the connector. The differential parameters may be measured directly if the equipment supports “True” differential excitation. (“True” differential excitation is the simultaneous application of a signal to one line of the pair and a 180-degree phase shifted version of the signal to the second line of the pair.) If single ended measurements are made, the differential connector parameters must be derived from the single ended measurements as defined in Appendix A.

2. If differential measurements are made directly by application of differential signals, the equipment must use phase-matched fixturing. The fixturing skew and measurement cabling should be verified to be < 1 ps on a TDR.

3. The connector shall be targeted for a 100 Ω differential impedance, though it is not explicitly specified.
3.4.2. Power

PCI Express Mini Card has three defined power rails: +3.3V, +3.3Vaux, and +1.5V. Table 3-6 lists the voltage tolerances and power ratings for each PCI Express Mini Card slot implemented in a system.

<table>
<thead>
<tr>
<th>Power Rail</th>
<th>Voltage Tolerance</th>
<th>Primary Power*</th>
<th>Auxiliary Power**</th>
</tr>
</thead>
<tbody>
<tr>
<td>+3.3V</td>
<td>±9%</td>
<td>1,000</td>
<td>750</td>
</tr>
<tr>
<td>3.3Vaux</td>
<td>±9%</td>
<td>330</td>
<td>250</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5 (not wake enabled)</td>
</tr>
<tr>
<td>+1.5V</td>
<td>±5%</td>
<td>500</td>
<td>375</td>
</tr>
</tbody>
</table>

* When available, the total power drawn by a PCI Express Mini Card function for the sum of +3.3V and +3.3Vaux shall not exceed 750 mA (Normal max) and 1,000 mA (Peak max).

** This auxiliary current limit only applies when the primary +3.3V and +1.5V voltage sources are not available; i.e., the card is in a low power D3 state.

Definitions:
- Peak – The highest averaged current value over any 10-millisecond period
- Normal – The highest averaged current value over any 1-second period

+3.3Vaux and +3.3V must be isolated power planes within the PCI Express Mini Card add-in card. The card cannot connect the +3.3Vaux to +3.3V.

The operation of the +3.3V and +3.3Vaux power sources shall conform to the PCI Bus Power Management Interface Specification and the Advanced Configuration and Power Interface (ACPI) Specification, except as otherwise specified by this document.
A. Supplemental Guidelines for PCI Express Mini Card Connector Testing

This section provides supplemental guidelines for testing a PCI Express Mini Card connector. Because the PCI Express Mini Card connector has a different form factor and pin configuration than the desktop connector, a set of specific test boards has been designed to be used as the test vehicle for the PCI Express Card connectors.

A.1. Test Boards Assembly

There are three test boards: a baseboard and two plug-in cards. The baseboard has the footprints for the PCI Express Mini Card connector. One plug-in card is used in insertion loss and return loss measurement. The other plug-in card is used for crosstalk testing.
A.1.1. Base Board Assembly

Figure A-1: Base Board Insertion Loss/Return Loss Structure

Figure A-2: Base Board Crosstalk Structure
All parts should be on the front side of the baseboard (i.e., the side printed with description of the board). Load the PCI Express Mini Card connector to location J44 and J48. Load female SMA connectors to locations J4, J9, J72, J75, J83, and J86. Load 0402-SMT 50 Ω resistors to locations R1, R3, R8, R9, R71, R72, R82, and R83.

### A.1.2. Plug-in Cards Assembly

**Figure A-3: Plug-in Card Insertion Loss/Return Loss Structure**

**Figure A-4: Plug-in Card Insertion Loss/Return Loss Structure**

All parts should be on the front side of the baseboard (i.e., the side printed with description of the board). Load female SMA connectors to locations J37, J43, J12, J31, J8, and J22. Load 0402-SMT 50 Ω resistors to locations R89, R90, R91, R92, R28, R33, R35, and R38.
A.2. Insertion Loss Measurement

Follow the guidelines in Section 5 of the PCI Express Connector High Speed Electrical Test Procedure. The mobile test vehicle has the test structures (SMA and traces) as shown in Figure A-1 and Figure A-3.

A.3. Return Loss Measurement

Follow the guidelines in Section 6 of the PCI Express Connector High Speed Electrical Test Procedure. The mobile test vehicle has the test structures (SMA and traces) as shown in Figure A-2 and Figure A-4.

A.4. Near End Crosstalk Measurement

Because the PCI Express Mini Card connector is x1 (one transmit differential pair and one receive differential pair), the near end crosstalk measurement can be limited to the two differential pairs. Therefore, the test structure and the mathematics of calculating the near end crosstalk are simplified. The SMA connectors on the board shown in Figure 4 of the PCI Express Connector High Speed Electrical Test Procedure can be reduced to the following: J72, J75, J83, and J86. Other neighboring pins on the connector are terminated to 50 Ohm or ground. J72 and J75 form the aggressor pair and J83 and J86 form the victim pair.

Figure A-5 shows the configuration used in mobile measurements followed by an equation to calculate the near end crosstalk. For details on making measurements, refer to Section 7 of the PCI Express Connector High Speed Electrical Test Procedure.

Figure A-5: Near End Crosstalk Measurement Illustration
\[ DDNEXT = \frac{1}{2} \left( S_{4_{-1}} + S_{3_{-2}} \right) - \frac{1}{2} \left( S_{3_{-1}} + S_{4_{-2}} \right) \]

**Equation A-1: Simplified NEXT Equation for Mobile**

Follow the procedures in Section 8 of the *PCI Express Connector High Speed Electrical Test Procedure* to measure the S-parameters. As a result, substituting the reference designator (J numbers) into Equation A-1, we have:

\[ DDNEXT = \frac{1}{2} \left( S_{72_{-83}} + S_{75_{-86}} \right) - \frac{1}{2} \left( S_{75_{-83}} + S_{72_{-86}} \right) \]

**Equation A-2: NEXT Equation for Mobile Connector**
B. I/O Connector Guidelines

This appendix provides supplemental guidelines regarding available I/O connectors that have been successfully used for applications intended for PCI Express Mini Card.

B.1. Wire-line Modems

I/O connector recommendations for wire-line modem applications are provided in Section 5.5.2 of the *Mini PCI Specification, Revision 1.0*.

B.2. IEEE 802.3 Wired Ethernet

For I/O connector recommendations for IEEE 802.3 wired Ethernet (LAN) applications, refer to Section 5.5.2 of the *Mini PCI Specification, Revision 1.0*.

B.3. IEEE 802.11 Wireless Ethernet

The following commercially-available connectors have been successfully used in Mini PCI wireless applications. Refer to vendor specifications for more information.
