1 Introduction ........................................................................................................................................ 3
  1.1 BDI2000 ..................................................................................................................................... 3
  1.2 BDI Configuration ..................................................................................................................... 4

2 Installation ....................................................................................................................................... 5
  2.1 Connecting the BDI2000 to Target ........................................................................................... 5
    2.1.1 Changing Target Processor Type ..................................................................................... 7
  2.2 Connecting the BDI2000 to Power Supply .............................................................................. 8
  2.3 Status LED «MODE» ............................................................................................................... 9
  2.4 Connecting the BDI2000 to Host ............................................................................................ 10
    2.4.1 Serial line communication ............................................................................................... 10
    2.4.2 Ethernet communication ................................................................................................. 11
  2.5 Installation of the Configuration Software ............................................................................. 12
  2.6 Initial configuration of the bdiWind system .......................................................................... 13
  2.7 Testing the BDI2000 to host connection .............................................................................. 14
  2.8 TFTP server for Windows ..................................................................................................... 14

3 Using bdiWind .................................................................................................................................. 15
  3.1 Principle of operation .............................................................................................................. 15
    3.1.1 Gateway mode .................................................................................................................. 15
    3.1.2 Agent mode ..................................................................................................................... 16
  3.2 Configuration File .................................................................................................................... 18
    3.2.1 Part [INIT] ....................................................................................................................... 18
    3.2.2 Part [TARGET] ................................................................................................................ 21
    3.2.3 Part [HOST] .................................................................................................................... 26
    3.2.4 Part [FLASH] .................................................................................................................. 27
    3.2.5 Part [REGS] ..................................................................................................................... 31
  3.3 GATEWAY mode ..................................................................................................................... 33
    3.3.1 VxWorks configuration .................................................................................................... 34
    3.3.2 Target Server Setup ........................................................................................................ 34
  3.4 AGENT mode .......................................................................................................................... 35
    3.4.1 Target setup ..................................................................................................................... 35
    3.4.2 Configure VxWorks ......................................................................................................... 35
    3.4.3 Target Server Setup ........................................................................................................ 36
    3.4.4 Debugging with GDB ..................................................................................................... 36
    3.4.5 Target serial I/O via BDI ............................................................................................... 37
  3.5 Telnet Interface ....................................................................................................................... 38

4 Specifications .................................................................................................................................... 40

5 Environmental notice ..................................................................................................................... 41

6 Declaration of Conformity (CE) ....................................................................................................... 41

7 Warranty .......................................................................................................................................... 42

Appendices
A BDI2000 Setup/Update .................................................................................................................. 43
B Troubleshooting ............................................................................................................................. 45
C Maintenance .................................................................................................................................... 46
D Trademarks ..................................................................................................................................... 48
1 Introduction

bdiWind enhances Tornado, the latest generation of development and execution environment for embedded and real-time applications, with COP debugging for PowerPC 6xx/7xx/82xx/83xx/74xx based targets. With bdiWind there is no need for Boot ROMs, because the VxWorks core is automatically loaded into the target RAM after every target restart. With the built-in Ethernet interface you get a very fast download speed. No target communication channel (e.g. serial line) is wasted for debugging purposes. Even better, you can use fast Ethernet debugging with target systems without network capability.

The following figure shows how the BDI2000 interface is connected between the host and the target:

1.1 BDI2000

The BDI2000 is the main part of the bdiWind system. This small box implements the interface between the BDM pins of the target CPU and a 10Base-T Ethernet connector. The firmware and the programmable logic of the BDI2000 can be updated by the user with a simple Windows based configuration program. The BDI2000 supports 1.8 – 5.0 Volts target systems (3.0 – 5.0 Volts target systems with Rev. B).
1.2  BDI Configuration

As an initial setup, the IP address of the BDI2000, the IP address of the host with the configuration file and the name of the configuration file is stored within the flash of the BDI2000. Every time the BDI2000 is powered on, it reads the configuration file via TFTP.

Following an example of a typical configuration file:

```plaintext
;bdiiWind configuration file for MPC8260-ADS board @40MHz
; ------------------------------------------------------

[INIT]
; init core register
WREG MSR 0x00000000 ; clear MSR
WM32 0x0F0101A8 0x04700000 ; IMMR : internal space @ 0x04700000
WM32 0x04710004 0xFFFFFFF33 ; SYPCR: disable watchdog
WM32 0x04710C80 0x00000001 ; SCCR : normal operation

; init memory controller
WM32 0x04710104 0xFF800836 ; OR0: Flash 8MB, CS early negate, 6 w.s., Timing relax
WM32 0x04710100 0xFF801801 ; BR0: Flash @0xFF800000, 32bit, no parity
WM32 0x0471010C 0xFFFF8010 ; OR1: BCSR 32KB, all types access, 1 w.s.
WM32 0x04710108 0x04501801 ; BR1: BCSR @0x04500000, 32bit, no parity
WM32 0x04500004 0x3D000000 ; BCSR1: enable RS232-1

; init SDRAM Init (PPC bus)
WM16 0x04710184 0x1900 ; MPTPR: Divide Bus clock by 26
WM8 0x0471019C 0x14 ; PSRT : Divide MPTPR output by 21
WM32 0x04710114 0x000000041 ; OR2 : 16MB, 2 banks, row start at A9, 11 rows
WM32 0x04710190 0x296EB452 ; PSDMR: Precharge all banks
WM8 0x00000000 0xFF ; Access SDRAM
WM32 0x04710190 0x096EB452 ; PSDMR: CBR Refresh
WM8 0x00000000 0xFF ; Access SDRAM

; init SDRAM Init (Tornado)
WM8 0x00000000 0xFF ; Access SDRAM
WM32 0x04710190 0x196EB452 ; PSDMR: Mode Set
WM8 0x00000000 0xFF ; Access SDRAM
WM32 0x04710190 0x416EB452 ; PSDMR: enable refresh, normal operation

[TARGET]
CPUTYPE 8260 ; the CPU type (603EV, 750, 8240, 8260)
JTAGCLOCK 0 ; use 16 MHz JTAG clock
WORKSPACE 0x000000000 ; workspace in target RAM for fast download
BDIMODE AGENT ; the BDI working mode (LOADONLY | AGENT | GATEWAY)
BREAKMODE SOFT ; SOFT or HARD, HARD uses PPC hardware breakpoints
VECTOR CATCH ; catch unhandled exceptions
MEMBASE 0 ; <AGENT> base of target memory
MEMSIZE 0x01000000 ; <AGENT> size of target memory
POOLBASE 0x000F00000 ; <AGENT> base of host controlled target memory
POOLSIZE 0x00100000 ; <AGENT> size of host controlled target memory

[HOST]
IP 151.120.25.115
FILE E:\tornado\target\proj\ads8260_agt\default\vxworks
FORMAT ELF
LOAD MANUAL ; <AGENT> load VxWorks code MANUAL or AUTO after reset

Based on the information in the configuration file, the target is automatically initialized after every reset.
2 Installation

2.1 Connecting the BDI2000 to Target

The cable to the target system is a 16 pin flat ribbon cable. In case where the target system has an appropriate connector, the cable can be directly connected. The pin assignment is in accordance with the PowerPC COP connector specification.

⚠️

In order to ensure reliable operation of the BDI (EMC, runtimes, etc.) the target cable length must not exceed 20 cm (8").

If possible, connect the RXD/TXD pins of a not used SMC, SCC, FCC or any UART channel to the COP/JTAG connector. This two additional signals will be used by the BDI2000 to establish a fast serial link between the host and a debug task running on the target. This way, the very long freeze time when debugging only with the COP features can be avoided. For Tornado user's, full task level debugging will be possible.

Additional Signals:

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 8   | RXD        | Serial Debug Data Input
This output of the BDI2000 connects to the RXD pin of a SMC, SCC or FCC channel. |
| 10  | TXD        | Serial Debug Data Output
This input to the BDI2000 connects to the TXD pin of a SMC, SCC or FCC channel. |

⚠️

Do not use a V24 (RS232) driver when connecting this pins, use target logic levels (Vdd I/O).
BDI TARGET B Connector Signals:

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 1   | TDO         | JTAG Test Data Out  
This input to the BDI2000 connects to the target TDO pin.                                |
| 2   | QACK        | QACK  
This output of the BDI2000 connects to the target QACK pin. By default this pin is not driven by the BDI2000. With an entry in the configuration file it can be forced low. |
| 3   | TDI         | JTAG Test Data In  
This output of the BDI2000 connects to the target TDI pin.                                      |
| 4   | TRST        | JTAG Test Reset  
This output of the BDI2000 resets the JTAG TAP controller on the target.                      |
| 5   | IN0         | General purpose Input  
This input to the BDI2000 connects to the target HALTED pin. Currently not used.            |
| 6   | Vcc Target  | 1.8 – 5.0V:  
This is the target reference voltage. It indicates that the target has power and it is also used to create the logic-level reference for the input comparators. It also controls the output logic levels to the target. It is normally connected to Vdd I/O on the target board.  
3.0 – 5.0V with Rev. B:  
This input to the BDI2000 is used to detect if the target is powered up. If there is a current limiting resistor between this pin and the target Vdd, it should be 100 Ohm or less. |
| 7   | TCK         | JTAG Test Clock  
This output of the BDI2000 connects to the target TCK pin.                                      |
| 8   | RXD         | Serial Debug Data Input  
This output of the BDI2000 connects to the RXD pin of a SMC, SCC or any other UART channel.  
It is used in Gateway mode to communicate with the VxWorks target agent.                        |
| 9   | TMS         | JTAG Test Mode Select  
This output of the BDI2000 connects to the target TMS line.                                      |
| 10  | TXD         | Serial Debug Data Output  
This input to the BDI2000 connects to the TXD pin of a SMC, SCC or any other UART channel.  
It is used in Gateway mode to communicate with the VxWorks target agent.                        |
| 11  | SRESET      | Soft-Reset  
This open collector output of the BDI2000 connects to the target SRESET pin.                     |
| 12  | GROUND      | System Ground                                                                                 |
| 13  | HRESET      | Hard-Reset  
This open collector output of the BDI2000 connects to the target HRESET pin.                    |
| 14  | <reserved>  |                                                                                                 |
| 15  | IN1         | General purpose Input  
This input to the BDI2000 connects to the target CKSTP_OUT pin. Currently not used.            |
| 16  | GROUND      | System Ground                                                                                 |
2.1.1 Changing Target Processor Type

Before you can use the BDI2000 with an other target processor type (e.g. CPU32 <-> PPC), a new setup has to be done (see Appendix A). During this process the target cable must be disconnected from the target system. The BDI2000 needs to be supplied with 5 Volts via the BDI OPTION connector (Version A) or via the POWER connector (Version B). For more information see chapter 2.2.1 «External Power Supply».

⚠️

To avoid data line conflicts, the BDI2000 must be disconnected from the target system while programming the logic for an other target CPU.
2.2 Connecting the BDI2000 to Power Supply

The BDI2000 needs to be supplied with 5 Volts (max. 1A) via the POWER connector. The available power supply from Abatron (option) or the enclosed power cable can be directly connected. In order to ensure reliable operation of the BDI2000, keep the power supply cable as short as possible.

⚠️

For error-free operation, the power supply to the BDI2000 must be between 4.75V and 5.25V DC. The maximal tolerable supply voltage is 5.25 VDC. Any higher voltage or a wrong polarity might destroy the electronics.

The green LED «BDI» marked light up when 5V power is connected to the BDI2000

Please switch on the system in the following sequence:

• 1 --> external power supply
• 2 --> target system
2.3 Status LED «MODE»

The built in LED indicates the following BDI states:

<table>
<thead>
<tr>
<th>MODE LED</th>
<th>BDI STATES</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>The BDI is ready for use, the firmware is already loaded.</td>
</tr>
<tr>
<td>ON</td>
<td>The power supply for the BDI2000 is &lt; 4.75VDC.</td>
</tr>
<tr>
<td>BLINK</td>
<td>The BDI «loader mode» is active (an invalid firmware is loaded or loading firmware is active).</td>
</tr>
</tbody>
</table>
2.4 Connecting the BDI2000 to Host

2.4.1 Serial line communication

Serial line communication is only used for the initial configuration of the bdiWind system.

The host is connected to the BDI through the serial interface (COM1...COM4). The communication cable (included) between BDI and Host is a serial cable. There is the same connector pinout for the BDI and for the Host side (Refer to Figure below).

![RS232 Connector Diagram](image-url)
2.4.2 Ethernet communication

The BDI2000 has a built-in 10 BASE-T Ethernet interface (see figure below). Connect an UTP (Unshielded Twisted Pair) cable to the BD2000. For thin Ethernet coaxial networks you can connect a commercially available media converter (BNC--->10 BASE-T) between your network and the BDI2000. Contact your network administrator if you have questions about the network.

Ethernet communication is used when communicating with the Tornado Development Environment.

<table>
<thead>
<tr>
<th>LED</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LI</td>
<td>Link</td>
<td>When this LED light is ON, data link is successful between the UTP port of the BDI2000 and the hub to which it is connected.</td>
</tr>
<tr>
<td>TX</td>
<td>Transmit</td>
<td>When this LED light BLINKS, data is being transmitted through the UTP port of the BDI2000</td>
</tr>
<tr>
<td>RX</td>
<td>Receive</td>
<td>When this LED light BLINKS, data is being received through the UTP port of the BDI2000</td>
</tr>
</tbody>
</table>
2.5 Installation of the Configuration Software

On the enclosed diskette you will find the BDI configuration software and the firmware required for the BDI2000. For Windows users there is also a TFTP server included.

The following files are on the diskette.

- `b20copwr.exe`: Configuration program (16bit Windows application)
- `b20copwr.hlp`: Windows help file for the configuration program
- `b20copwr.xxx`: Firmware for the BDI2000
- `copjed20.xxx`: JEDEC file for the BDI2000(Rev. B) logic device when working with a COP target
- `copjed21.xxx`: JEDEC file for the BDI2000(Rev. C) logic device when working with a COP target
- `ttfpsrv.exe`: TFTP server for Windows (WIN32 console application)
- `*.cfg`: Configuration files
- `*.def`: Register definition files
- `bdiSlip.h`: The header file for the example SLIP UDP-lite packet driver
- `bdiSlip.c`: The implementation file for the example SLIP UDP-lite packet driver
- `bdiHdlc.h`: The header file for the example HDLC UDP-lite packet driver
- `bdiHdlc.c`: The implementation file for the example HDLC UDP-lite packet driver
- `wdbFslip.c`: Tornado II : Main module for the fast SLIP WDB communication
- `wdbHdlc.c`: Tornado II : Main module for the HDLC WDB communication
- `wdbBdi.cdf`: Tornado II : Component descriptions for the BDI WDB communication

Example of an installation process:

- Create a new directory on your hard disk, for example E:\bdi\ppc
- Copy the entire contents of the enclosed diskette into this directory
2.6 Initial configuration of the bdiWind system

Before you can use the bdiWind system, an initial setup has to be done (see Appendix A). During this setup you define the following items and stores them in the flash memory of the BDI2000.

BDI2000 IP address  The BDI2000 is assigned an individual IP address. Ask your network administrator for a free one.

HOST IP address  The IP address of the host with the target configuration file has to be known by the BDI2000.

Configuration file name  The name (including the path) of the file with the target configuration. The string entered is used as the filename when accessing the configuration file via TFTP. Use the naming convention of the host which holds the configuration file.

For more information about using the bdiWind configuration program consult the online help.

Remark: Don't forget to press <Transmit> after you entered the configuration values.

Activating BOOTP:  
The BDI can get the network configuration and the name of the configuration file also via BOOTP. For this simple enter 0.0.0.0 as the BDI's IP address (see following chapters). If present, the subnet mask and the default gateway (router) is taken from the BOOTP vendor-specific field as defined in RFC 1533.

The MAC address is derived from the serial number as follows:  
MAC: 00-0C-01-xx-xx-xx, replace the xx-xx-xx with the 6 left digits of the serial number  
Example: SN# 93123457 ===> 00-0C-01-93-12-34
2.7 Testing the BDI2000 to host connection
After the initial setup is done, you can test the communication between the host and the BDI2000. There is no need for a target configuration file and no TFTP server is needed on the host.

- If necessary, disconnect the BDI2000 system from the Windows PC used for the initial configuration.
- If not already done, connect the bdiWind system to the network.
- Power-up the BDI2000.
- Start a Telnet client on the host and connect to the BDI2000 (the IP address you entered during initial configuration).
- If everything is okay, a sign on message like "BDI Debugger for Embedded PowerPC" should be displayed in the Telnet window.

2.8 TFTP server for Windows
The bdiWind system uses TFTP to access the configuration file and to load the initial VxWorks core. Because there is no TFTP server bundled with Windows, Abatron provides a TFTP server application `tftpsrv.exe`. This WIN32 console application runs as normal user application (not as a system service).

Command line syntax: `tftpsrv [p] [w] [dRootDirectory]`

Without any parameter, the server starts in read-only mode. This means, only read access request from the client are granted. This is the normal working mode. The bdiGDB system needs only read access to the configuration and program files.

The parameter [p] enables protocol output to the console window. Try it.
The parameter [w] enables write accesses to the host file system.
The parameter [d] allows to define a root directory.

`tftpsrv p` Starts the TFTP server and enables protocol output
`tftpsrv p w` Starts the TFTP server, enables protocol output and write accesses are allowed.
`tftpsrv dC:\tftp\` Starts the TFTP server and allows only access to files in C:\tftp and its subdirectories. As file name, use relative names.
For example "bdi\mpc750.cfg" accesses "C:\tftp\bdi\mpc750.cfg"

You may enter the TFTP server into the Startup group so the server is started every time you login.
3 Using bdiWind

3.1 Principle of operation

To understand the principle of operation, we assume that you are familiarly with the Tornado development environment. Elements of this environment like Target Server, Target Agent or VxWorks core will no be explained in this manual. See the appropriate Tornado manuals.

3.1.1 Gateway mode

For ease of understanding, you can look at the bdiWind system as an alternative communication channel between the Target Server running on the host and the Target Agent running on the target. This mode supports anything the original WindRiver target agent supports (task specific breakpoints, dynamically loading of new modules, and so on).

Whenever the bdiWind system is started (target is powered on) the following sequence starts:

In Gateway mode, the UDP frames are transfered via a serial connection (UART or HDLC) between the BDI2000 and the target (e.g. via a SCC channel).
3.1.2 Agent mode

In this mode, the target agent runs within the BDI. There is no need for any debug software on the target system. After loading the VxWorks core (or even any other fully linked executable) debugging can begin at the very first statement (e.g. sysInit). This mode is useful to get an initial VxWorks code running or in the final state of a development, when no debug support is linked into the application. This mode also supports the PowerPC built in breakpoint logic. It’s possible to debug ROM resident applications.

Whenever the bdiWind system is started (target is powered on) the following sequence starts:

- Power On
- initial configuration valid?
  - yes
  - Get configuration file via TFTP
  - Process target init list
  - Load initial VxWorks core via TFTP and set the PC
  - RUN selected?
    - yes
    - Start loaded VxWorks core
    - no
    - activate BDI2000 loader
  - Power OFF
- Power OFF
- Power OFF
- Power OFF
Breakpoints:
There are two breakpoint modes supported. One of them (SOFT) is implemented by replacing application code with a TRAP instruction. The other (HARD) uses the built in breakpoint logic. If HARD is used, only 1 breakpoint can be active at the same time.
The following example selects SOFT as the breakpoint mode:

```plaintext
BREAKMODE   SOFT      ;<AGENT> SOFT or HARD, HARD uses PPC hardware breakpoints
```

All the time the application is suspended (i.e. caused by a breakpoint) the target processor remains freezeed.

Restrictions when using Agent mode:
This mode supports only system level debugging. Only fully linked systems can be debugged. Loading of modules is not supported because an agent not running within the target cannot create VxWorks tasks. In general only the system context is supported.

Following a list of unsupported WDB requests and WDB requests with restrictions:

- `bkendModeSet` Only WDB_MODE_EXTERN is accepted
- `bkendMemFill` Supported, but large memory blocks may cause a target agent time-out
- `bkendMemMove` Supported, but large memory blocks may cause a target agent time-out
- `bkendMemChecksum` Returns OKAY but does nothing
- `bkendMemProtect` Returns OKAY but does nothing
- `bkendCacheTextUpdate` Returns OKAY but does nothing
- `bkendMemScan` Supported, but large memory blocks may cause a target agent time-out
- `bkendVIOWrite` not supported
- `bkendFuncCall` not supported
- `bkendDirectCall` not supported

For large VxWorks core, the target server time-out value may be increased.

Note:
Because the BDI does not calculate a checksum, the target server will generate the following warnings. Calculating a checksum over the COP interface needs to much time.

```
tgtsvr (BDI2000@steg_1): Tue Jan 25 08:32:34 2000
  Wind River Systems Target Server: NT/Win95 version
  Connecting to target agent... succeeded.
  Attaching C++ interface... succeeded.
  Attaching elf OMFI reader for PPC CPU family... succeeded.
  Warning: Target checksum: 0 (computed from 0x10000 to 0x40af0).
  Host checksum: 0xab4b (computed from 0xf90020 to 0xfc0b10).
  Warning: Core file checksums do not match.
```
3.2 Configuration File

The configuration file is automatically read by the BDI after every power on. The syntax of this file is as follows:

; comment
[part name]
identifier parameter1 parameter2 ..... parameterN ; comment
identifier parameter1 parameter2 ..... parameterN
.....
[part name]
identifier parameter1 parameter2 ..... parameterN
identifier parameter1 parameter2 ..... parameterN
.....
   etc.

Numeric parameters can be entered as decimal (e.g. 700) or as hexadecimal (0x80000).

3.2.1 Part [INIT]

The part [INIT] defines a list of commands which should be executed every time the target comes out of reset. The commands are used to get the target ready for loading the VxWorks core program. The SIM registers (chip select, clock, ...) are usually initialized with this command list.

WGPR register value  Write value to the selected general purpose register.
   register       the register number 0 .. 31
   value          the value to write into the register
Example: WGPR 0 5

WSPR register value  Write value to the selected special purpose register.
   register       the register number
   value          the value to write into the register
Example: WSPR 27 0x00001002 ; SRR1 : ME,RI

WSR register value   Write value to the selected segment register.
   register       the register number
   value          the value to write into the register
Example: WSR 0 0x00001002 ; SR0 :

WREG name value     Write value to the selected CPU register by name
   name           the register name (MSR,CR,XER,LR,CTR,DSISR,...)
   value          the value to write into the register
Example: WREG MSR 0x00001002

DELAY value         Delay for the selected time. A delay may be necessary to let the clock PLL lock again after a new clock rate is selected.
   value          the delay time in milliseconds (1...30000)
Example: DELAY 500 ; delay for 0.5 seconds
WM8 address value  Write a byte (8bit) to the selected memory place.
  address  the memory address
  value  the value to write to the target memory
  Example: WM8 0xFFFFFA21 0x04 ; SYPCR: watchdog disable ...

WM16 address value  Write a half word (16bit) to the selected memory place.
  address  the memory address
  value  the value to write to the target memory
  Example: WM16 0x02200200 0x0002 ; TBSCR

WM32 address value  Write a word (32bit) to the selected memory place.
  address  the memory address
  value  the value to write to the target memory
  Example: WM32 0x02200000 0x01632440 ; SIUMCR

WM64 address value  Write a double word (64bit) to the selected memory place. This entry is
  mainly used to unlock flash blocks. The pattern written is generated by duplicating the value
  (0x12345678 -> 0x1234567812345678).
  address  the memory address
  value  the value used to generate the pattern
  Example: WM64 0xFFF00000 0x00600060 ; unlock block 0

RM8 address value  Read a byte (8bit) from the selected memory place.
  address  the memory address
  Example: RM8 0x00000000

RM16 address value  Read a half word (16bit) from the selected memory place.
  address  the memory address
  Example: RM16 0x00000000

RM32 address value  Read a word (32bit) from the selected memory place.
  address  the memory address
  Example: RM32 0x00000000

RM64 address value  Read a double word (64bit) from the selected memory place.
  address  the memory address
  Example: RM64 0x00000000

SUPM memaddr mdraddr  Starts a sequence of writes to the UPM RAM array (MPC82xx).
  memaddr  an address in the UPM memory range
  dataaddr  the address of the MDR register
  Example: WM32 0x04710118 0x10000081 ; BR3
           WM32 0x04710170 0x10000000 ; MAMR setup
           SUPM 0x10000000 0x04710188

WUPM dummy data  Write to the UPM RAM array (*mdraddr = data, *memaddr = 0).
  dummy  this value is not used here (use 0)
  data  this value is written to the UPM data register
  Example: WUPM 0 0xFFFFEC04
TSZ1 start end  Defines a memory range with 1 byte maximal transfer size. Normally when the BDI reads or writes a memory block, it tries to access the memory with a transfer size of 8 bytes. The TSZx entry allows to define a maximal transfer size for up to 8 address ranges.

\[
\begin{align*}
\text{start} & \quad \text{the start address of the memory range} \\
\text{end} & \quad \text{the end address of the memory range}
\end{align*}
\]

Example: TSZ1 0xFF000000 0xFFFFFFFF ; PCI ROM space

TSZ2 start end  Defines a memory range with 2 byte maximal transfer size.

TSZ4 start end  Defines a memory range with 4 byte maximal transfer size.

MMAP start end  Because a memory access to an invalid memory space via JTAG can lead to a deadlock, this entry can be used to define up to 32 valid memory ranges. If at least one memory range is defined, the BDI checks against this range(s) and avoids accessing of not mapped memory ranges.

\[
\begin{align*}
\text{start} & \quad \text{the start address of a valid memory range} \\
\text{end} & \quad \text{the end address of this memory range}
\end{align*}
\]

Example: MMAP 0xFFE00000 0xFFFFFFFF ; Boot ROM

---

Example how to write to the UPM array:

WM32 0x0471011C 0xFF000000 ; OR3
WM32 0x04710118 0x10000081 ; BR3
WM32 0x04710118 0x10000081 ; MAMR : setup for array write
SUPM 0x10000000 0x04710118 ; set address of UPM range and MDR
WUPM 0x00000000 0x0aba0000 ; write UPM array
WUPM 0x00000000 0x0aba0001
WUPM 0x00000000 0x0aba0002
WUPM 0x00000000 0x0aba0003
WUPM 0x00000000 0x0aba0004

...  
WUPM 0x00000000 0x0aba003A
WUPM 0x00000000 0x0aba003B
WUPM 0x00000000 0x0aba003C
WUPM 0x00000000 0x0aba003D
WUPM 0x00000000 0x0aba003E
WUPM 0x00000000 0x0aba003F
WM32 0x04710117 0x00000000 ; MAMR : setup for normal mode
3.2.2 Part [TARGET]
The part [TARGET] defines some target specific values.

CPUTYPE type [32BIT] This value gives the BDI information about the connected CPU.
The optional second parameter (32BIT) defines that the PPC core works in 32-bit data bus mode. For I/O voltage support see note below.

- type: 603EV, 750, 750CX, 750FX, 750GX, 7400, 7410, 5100, 5200, 8240, 8260, 8280, 8275, 8270, 8220, 8300, 8343, 8347, 8349, 8358, 8360, 8312, 8323

Example: CPUTYPE 8260

JTAGCLOCK value With this value you can select the JTAG clock rate the BDI2000 uses when communication with the target CPU.

- value: 0 = 16.6 MHz, 1 = 8.3 MHz, 2 = 4.1 MHz

Example: CLOCK 1 ; JTAG clock is 8.3 MHz

BDIMODE mode [param] This parameter selects the BDI debugging mode. The following modes are supported:

- LOADONLY: Loads and starts the VxWorks image. No debugging via BDM.
- GATEWAY: After loading and starting the VxWorks core. The BDI establishes a communication channel between the target server on the host and the target agent on the target. The second parameter (UART | HDLC) defines the communication protocol. This mode supports task level debugging.
- AGENT: The debug agent runs within the BDI. There is no need for any debug software on the target. This mode accepts a second parameter. If RUN is entered as a second parameter, the loaded application will be started immediately, otherwise only the PC is set and BDI waits for WDB requests.

Examples: BDIMODE AGENT RUN BDIMODE GATEWAY HDLC

STARTUP mode [runtime] This parameter selects the target startup mode. The following modes are supported:

- RESET: This default mode forces the target to debug mode immediately out of reset. No code is executed after reset.
- STOP: In this mode, the BDI lets the target execute code for "runtime" milliseconds after reset. This mode is useful when monitor code should initialize the target system.
- RUN: After reset, the target executes code until stopped by the Telnet "halt" command.

Example: STARTUP STOP 3000 ; let the CPU run for 3 seconds

Note for 1.8V / 2.5V I/O voltage:
Some PowerPC designs work with 1.8V or 2.5V I/O voltage. This is not supported by the BDI2000 Rev. B. You need level shifters when using the BDI2000 Rev. B together with such a system.
BOOTADDR address Normally the boot address for PowerPC is 0xFFF00100. The MPC8260 allows also to boot from 0x00000100. The BDI sets a hardware breakpoint at this address to freeze the processor immediately out of reset.

  address the address where to set the startup breakpoint
  Example: BOOTADDR 0x00000100

WORKSPACE address If a workspace is defined, the BDI uses a faster download mode. The workspace is used for a short code sequence. There must be at least 256 Bytes of RAM available for this purpose. The BDI also uses this workspace for a code sequence to flush the data cache and to access L2 private memory. See also DCACHE and L2PM configuration parameter.

  address the address of the RAM area
  Example: WORKSPACE 0x00000000

MEMDELAY clocks For slow memory it may be necessary to increase the number of clocks used to execute a memory access cycle. If for example you cannot access boot ROM content with the default configuration of your memory controller, define additional memory access clocks.

  clocks additional number of CPU clocks for a memory access
  Example: MEMDELAY 2000 ; additional memory access clocks

POWERUP delay When the BDI detects target power-up, HRESET is forced immediately. This way no code from a boot ROM is executed after power-up. The value entered in this configuration line is the delay time in milliseconds the BDI waits before it begins JTAG communication. This time should be longer than the on-board reset circuit asserts HRESET.

  delay the power-up start delay in milliseconds
  Example: POWERUP 5000 ; start delay after power-up

WAKEUP time This entry in the init list allows to define a delay time (in ms) the BDI inserts between releasing the COP-HRESET line and starting communicating with the target. This init list entry may be necessary if COP-HRESET is delayed on its way to the PowerPC reset pin.

  time the delay time in milliseconds
  Example: WAKEUP 3000 ; insert 3 sec wake-up time

PARITY ON When this line is present, the BDI generates the data write parity bits.

  Example: PARITY ON ; generate data write parity

QACK LOW When this line is present, the BDI forces the QACK pin (pin 2) on the COP connector low. By default this pin is not driven by the BDI. Maybe useful for PPC750 and PPC7400 targets.

  Example: QACK LOW ; force QACK low via COP connector

RCW high low Only for MPC83xx targets:

  high The Reset Configuration Word High
  low The Reset Configuration Word Low
  Example: RCW 0x84600000 0x04040000 ; override RCW's
**BAUDRATE rate**

This parameter defines the used baudrate for the serial connection between the BDI2000 and the target. See the chapter "Serial GATEWAY mode" for more information. Rates above 500kb should only be used with the HDLC protocol.

- **rate**
  - Following a list with the baudrates the BDI2000 can support:
    - 9600, 19200, 38400, 57600, 115200
    - 122kb, 130kb, 139kb, 149kb, 160kb, 174kb, 189kb,
    - 208kb, 232kb, 260kb, 298kb, 347kb, 417kb, 521kb,
    - 693kb, 1040kb, 2080kb

- **Example**: BAUDRATE 260000

The following items are only used if BDI mode is AGENT:

**BREAKMODE mode**

This parameter defines how breakpoints are implemented. The current mode can also be changed via the Telnet interface.

- **SOFT**
  - This is the normal mode. Breakpoints are implemented by replacing code with a TRAP or ILLEGAL instruction.

- **HARD**
  - In this mode, the PPC breakpoint hardware is used. Only 1 or 2 breakpoints at a time is supported.

- **Example**: BREAKMODE HARD

**STEPMODE mode**

This parameter defines how single step (instruction step) is implemented. The alternate step mode (HWBP) may be useful when stepping instructions that causes a TLB miss exception.

- **TRACE**
  - This is the default mode. Single step is implemented by setting the SE bit in MSR.

- **HWBP**
  - In this mode, a hardware breakpoint on the next instruction is used to implement single stepping.

- **Example**: STEPMODE HWBP

**DCACHE mode**

This parameter defines if the BDI flushes the data cache before it accesses memory. If the BDI does not flush the data cache, it executes L1 cache coherent memory accesses. If the L1 data cache is enabled and the appropriate data is valid in the cache, data is read from the cache. For a write access, the cache is updated and the data also written to external memory. If there is an enabled L2 cache, flushing the data cache is recommended except for 750FX/GX. Otherwise the debugger may display wrong data and working with software breakpoints may also fail. The following modes are supported:

- **NOFLUSH**
  - The data cache is not flushed. L1 cache coherent memory accesses are used. Recommended if there is no L2 cache in the system or the target is 750FX/GX.

- **FLUSH**
  - Before the BDI accesses any memory, the data cache is flushed and only external memory is accessed. This mode needs a valid workspace for the flush code.

- **Example**: DCACHE NOFLUSH; do not flush data cache
VECTOR CATCH
When this line is present, the BDI catches all unhandled exceptions. Catching exceptions is only possible if the memory at address 0x00000000 to 0x00001FFF is writable. Using this option is helpful during BSP debugging. As soon as VxWorks has initialized, exception handling is performed by VxWorks.

Example: VECTOR CATCH ; catch unhandled exception

L2PM base size
Defines the base address and size of the L2 cache private memory. Because L2 cache private memory cannot be accessed directly via JTAG, the BDI loads some support code into the workspace and uses it to access this memory range. Therefore a workspace is necessary to access this memory range.

Example: L2PM 0x01000000 0x80000 ; define 512k L2 private memory

VIO port [baudrate]
When this line is present and the optional Rx/Tx pins of the COP connector are routed to a UART, the serial IO of this UART can be accessed from the host via a Telnet session. The port parameter defines the TCP port used for this BDI to host communication. You may choose any port except 0 and the default Telnet port (23). On the host, open a Telnet session using this port. Now you should see the UART output in this Telnet session. You can use the normal Telnet connection to the BDI in parallel, they work completely independent. Also input to the UART is implemented.

Note: You cannot use SIO and VIO at the same time.

Example: VIO 7 ;TCP port for virtual IO

SIO port [baudrate]
When this line is present, a TCP/IP channel is routed to the BDI’s RS232 connector. The port parameter defines the TCP port used for this BDI to host communication. You may choose any port except 0 and the default Telnet port (23). On the host, open a Telnet session using this port. Now you should see the UART output in this Telnet session. You can use the normal Telnet connection to the BDI in parallel, they work completely independent. Also input to the UART is implemented.

Note: You cannot use SIO and VIO at the same time.

Example: SIO 7 9600 ;TCP port for virtual IO
The following items are only used if BDI mode is AGENT. The values are used as answers to the WDB request bkendTgtConnect (see Tornado documentation):

- **MEMBASE value**: The base address of the target memory.
- **MEMSIZE value**: The size of the target memory.
- **POOLBASE value**: The base address of host controlled target memory.
- **POOLSIZE value**: The size of host controlled target memory.

The host controlled target memory is not really used but Tornado needs this values. For example, use 64kBytes at the top of target memory for this purpose.

### Daisy chained JTAG devices:

The BDI can also handle systems with multiple devices connected to the JTAG scan chain. In order to put the other devices into BYPASS mode and to count for the additional bypass registers, the BDI needs some information about the scan chain layout. Enter the number (count) and total instruction register (irlen) length of the devices present before the PowerPC chip (Predecessor). Enter the appropriate information also for the devices following the PowerPC chip (Successor):

- **SCANPRED count irlen**: This value gives the BDI information about JTAG devices present before the PowerPC chip in the JTAG scan chain.
  - **count**: The number of preceding devices
  - **irlen**: The sum of the length of all preceding instruction registers (IR).
  - Example: `SCANPRED 1 8` ; one device with an IR length of 8

- **SCANSUCC count irlen**: This value gives the BDI information about JTAG devices present after the PowerPC chip in the JTAG scan chain.
  - **count**: The number of succeeding devices
  - **irlen**: The sum of the length of all succeeding instruction registers (IR).
  - Example: `SCANSUCC 2 12` ; two device with an IR length of 8+4
3.2.3 Part [HOST]
The part [HOST] defines some host specific values.

**IP ipaddress**  The IP address of the host.
- **ipaddress**  the IP address in the form xxx.xxx.xxx.xxx
- **Example:**  IP 151.120.25.100

**FILE filename**  The file name of the VxWorks core. This name is used to access the core file via TFTP. If the filename starts with a $, this $ is replace with the path of the configuration file name.
- **filename**  the filename including the full path or $ for relative path.
- **Example:**  FILE F:\tornado\target\config\8260agent\vxworks

**FORMAT format [offset]**  The format of the VxWorks core file. If the core is already stored in ROM on the target, select ROM as the format. The optional parameter "offset" is added to any load address read from the core file.
- **format**  SREC, BIN, AOUT, ELF or ROM
- **Example:**  FORMAT ELF

**LOAD mode**  In Agent mode, this parameters defines if the code is loaded automatically after every reset.
- **mode**  AUTO, MANUAL
- **Example:**  LOAD MANUAL

**START address**  The address where to start the VxWorks core. If this value is not defined and the core is not in ROM, the address is taken from the code file. If this value is not defined and the core is already in ROM, the PC will not be set before starting the VxWorks core. This means, the program starts at the normal reset address (0x0100).
- **address**  the address where to start the VxWorks core
- **Example:**  START 0x1000

**DEBUGPORT port**  The UDP port the target server uses to access the target agent.
- **port**  the UDP port number (default = 0x4321)
- **Example:**  DEBUGPORT 2001

**PROMPT string**  This entry defines a new Telnet prompt. The current prompt can also be changed via the Telnet interface.
- **Example:**  PROMPT PPC_2

**DUMP filename**  The default file name used for the Telnet DUMP command.
- **filename**  the filename including the full path
- **Example:**  DUMP dump.bin

**TELNET mode**  By default the BDI sends echoes for the received characters and supports command history and line editing. If it should not send echoes and let the Telnet client in "line mode", add this entry to the configuration file.
- **mode**  ECHO (default), NOECHO or LINE
- **Example:**  TELNET NOECHO ; use old line mode
### 3.2.4 Part [FLASH]

The Telnet interface supports programming and erasing of flash memories. The bdiWind system has to know which type of flash is used, how the chip(s) are connected to the CPU and which sectors to erase in case the ERASE command is entered without any parameter.

**CHIPTYPE type**
This parameter defines the type of flash used. It is used to select the correct programming algorithm.

- **format**
  - AM29F, AM29BX8, AM29BX16, I28BX8, I28BX16,
  - AT49, AT49X8, AT49X16, STRATA8, STRATA16,
  - MIRROR, MIRRORX8, MIRRORX16,
  - M58X32, AM29DX16, AM29DX32

**Example:**

```
CHIPTYPE AM29F
```

**CHIPSIZE size**
The size of one flash chip in bytes (e.g. AM29F010 = 0x20000). This value is used to calculate the starting address of the current flash memory bank.

**size**
the size of one flash chip in bytes

**Example:**

```
CHIPSIZE 0x80000
```

**BUSWIDTH width**
Enter the width of the memory bus that leads to the flash chips. Do not enter the width of the flash chip itself. The parameter CHIPTYPE carries the information about the number of data lines connected to one flash chip. For example, enter 16 if you are using two AM29F010 to build a 16bit flash memory bank.

**with**
the width of the flash memory bus in bits (8 | 16 | 32 | 64)

**Example:**

```
BUSWIDTH 16
```

**FILE filename**
The name of the file to program into the flash. This name is used to access the file via TFTP. If the filename starts with a $, this $ is replace with the path of the configuration file name. This name may be overridden interactively at the Telnet interface.

**filename**
the filename including the full path or $ for relative path

**Example:**

```
FILE F:\gnu\mpc750\bootrom.hex
FILE $bootrom.hex
```

**FORMAT format [offset]**
The format of the file and an optional address offset. The optional parameter "offset" is added to any load address read from the program file. You get the best programming performance when using a binary format (BIN, AOUT, ELF or IMAGE).

**format**
SREC, BIN, AOUT or ELF

**Example:**

```
FORMAT BIN 0x10000
```
WORKSPACE address

If a workspace is defined, the BDI uses a faster programming algorithm that runs out of RAM on the target system. Otherwise, the algorithm is processed within the BDI. The workspace is used for a 1kByte data buffer and to store the algorithm code. There must be at least 2kBytes of RAM available for this purpose.

- **address**: the address of the RAM area
- **Example**: WORKSPACE 0x00000000

**ERASE addr [increment count] [mode [wait]]**

The flash memory may be individually erased or unlocked via the Telnet interface. In order to make erasing of multiple flash sectors easier, you can enter an erase list. All entries in the erase list will be processed if you enter ERASE at the Telnet prompt without any parameter. This list is also used if you enter UNLOCK at the Telnet without any parameters. With the "increment" and "count" option you can erase multiple equal sized sectors with one entry in the erase list.

- **address**: Address of the flash sector, block or chip to erase
- **increment**: If present, the address offset to the next flash sector
- **count**: If present, the number of equal sized sectors to erase
- **mode**: BLOCK, CHIP, UNLOCK
- **wait**: The wait time in ms is only used for the unlock mode. After starting the flash unlock, the BDI waits until it processes the next entry.

**Example:**

```
ERASE 0xff040000 ;erase sector 4 of flash
ERASE 0xff060000 ;erase sector 6 of flash
ERASE 0xff000000 CHIP ;erase whole chip(s)
ERASE 0xff010000 UNLOCK 100 ;unlock, wait 100ms
ERASE 0xff000000 0x10000 7 ; erase 7 sectors
```

Example for the ADS8260 flash memory:

```
[FLASH]
CHIPTYPE I28BX8 ;Flash type
CHIPSIZE 0x200000 ;The size of one flash chip in bytes (e.g. AM29F010 = 0x20000)
BUSWIDTH 32 ;The width of the flash memory bus in bits (8 | 16 | 32 | 64)
WORKSPACE 0x04700000 ;workspace in dual port RAM
FILE E:\gnu\demo\ads8260\bootrom.hex ;The file to program
ERASE 0xff900000 ; erase sector 4 of flash SIMM (LM28F016SCT)
ERASE 0xff940000 ; erase sector 5 of flash SIMM
ERASE 0xff980000 ; erase sector 6 of flash SIMM
ERASE 0xff9c0000 ; erase sector 7 of flash SIMM

the above erase list maybe replaces with:

ERASE 0xff900000 0x40000 4 ; erase sector 4 to 7 of flash SIMM
```
Supported Flash Memories:
There are currently 3 standard flash algorithm supported. The AMD, Intel and Atmel AT49 algorithm. Almost all currently available flash memories can be programmed with one of this algorithm. The flash type selects the appropriate algorithm and gives additional information about the used flash.

For 8bit only flash: AM29F (MIRROR), I28BX8, AT49
For 8/16 bit flash in 8bit mode: AM29BX8 (MIRRORX8), I28BX8 (STRATA8X), AT49X8
For 8/16 bit flash in 16bit mode: AM29BX16 (MIRRORX16), I28BX16 (STRATA16), AT49X16
For 16bit only flash: AM29BX16, I28BX16, AT49X16
For 16/32 bit flash in 16bit mode: AM29DX16
For 16/32 bit flash in 32bit mode: AM29DX32
For 32bit only flash: M58X32

The AMD and AT49 algorithm are almost the same. The only difference is, that the AT49 algorithm does not check for the AMD status bit 5 (Exceeded Timing Limits).
Only the AMD and AT49 algorithm support chip erase. Block erase is only supported with the AT49 algorithm. If the algorithm does not support the selected mode, sector erase is performed. If the chip does not support the selected mode, erasing will fail. The erase command sequence is different only in the 6th write cycle. Depending on the selected mode, the following data is written in this cycle (see also flash data sheets): 0x10 for chip erase, 0x30 for sector erase, 0x50 for block erase.
To speed up programming of Intel Strata Flash and AMD MirrorBit Flash, an additional algorithm is implemented that makes use of the write buffer. This algorithm needs a workspace, otherwise the standard Intel/AMD algorithm is used.

The following table shows some examples:

<table>
<thead>
<tr>
<th>Flash</th>
<th>x 8</th>
<th>x 16</th>
<th>x 32</th>
<th>Chipsize</th>
</tr>
</thead>
<tbody>
<tr>
<td>Am29F010</td>
<td>AM29F</td>
<td>-</td>
<td>-</td>
<td>0x020000</td>
</tr>
<tr>
<td>Am29F800B</td>
<td>AM29BX8</td>
<td>AM29BX16</td>
<td>-</td>
<td>0x100000</td>
</tr>
<tr>
<td>Am29DL323C</td>
<td>AM29BX8</td>
<td>AM29BX16</td>
<td>-</td>
<td>0x400000</td>
</tr>
<tr>
<td>Am29PDL128G</td>
<td>-</td>
<td>AM29DX16</td>
<td>AM29DX32</td>
<td>0x0100000</td>
</tr>
<tr>
<td>Intel 28F032B3</td>
<td>I28BX8</td>
<td>-</td>
<td>-</td>
<td>0x400000</td>
</tr>
<tr>
<td>Intel 28F640J3A</td>
<td>STRATA8</td>
<td>STRATA16</td>
<td>-</td>
<td>0x800000</td>
</tr>
<tr>
<td>Intel 28F320C3</td>
<td>-</td>
<td>I28BX16</td>
<td>-</td>
<td>0x400000</td>
</tr>
<tr>
<td>AT49BV040</td>
<td>AT49</td>
<td>-</td>
<td>-</td>
<td>0x080000</td>
</tr>
<tr>
<td>AT49BV1614</td>
<td>AT49X8</td>
<td>AT49X16</td>
<td>-</td>
<td>0x200000</td>
</tr>
<tr>
<td>M58BW016BT</td>
<td>-</td>
<td>-</td>
<td>M58X32</td>
<td>0x200000</td>
</tr>
<tr>
<td>SST39VF160</td>
<td>-</td>
<td>AT49X16</td>
<td>-</td>
<td>0x200000</td>
</tr>
<tr>
<td>Am29LV320M</td>
<td>MIRRORX8</td>
<td>MIRRORX16</td>
<td>-</td>
<td>0x400000</td>
</tr>
</tbody>
</table>
Note:
Some Intel flash chips (e.g. 28F800C3, 28F160C3, 28F320C3) power-up with all blocks in locked state. In order to erase/program those flash chips, use the init list to unlock the appropriate blocks:

```
WM16 0xFFF00000 0x0060 unlock block 0
WM16 0xFFF00000 0x00D0
WM16 0xFFF10000 0x0060 unlock block 1
WM16 0xFFF10000 0x00D0
...
WM16 0xFFF00000 0xFFFF select read mode
```

or use the Telnet "unlock" command:

```
UNLOCK [<addr> [<delay>]]
```

| addr | This is the address of the sector (block) to unlock |
| delay | A delay time in milliseconds the BDI waits after sending the unlock command to the flash. For example, clearing all lock-bits of an Intel J3 Strata flash takes up to 0.7 seconds. |

If "unlock" is used without any parameter, all sectors in the erase list with the UNLOCK option are processed.

To clear all lock-bits of an Intel J3 Strata flash use for example:

```
BDI> unlock 0xFF000000 1000
```

To erase or unlock multiple, continuous flash sectors (blocks) of the same size, the following Telnet commands can be used:

```
ERASE <addr> <step> <count>
UNLOCK <addr> <step> <count>
```

| addr | This is the address of the first sector to erase or unlock. |
| step | This value is added to the last used address in order to get to the next sector. In other words, this is the size of one sector in bytes. |
| count | The number of sectors to erase or unlock. |

The following example unlocks all 256 sectors of an Intel Strata flash (28F256K3) that is mapped to 0x00000000. In case there are two flash chips to get a 32bit system, double the "step" parameter.

```
BDI> unlock 0x00000000 0x20000 256
```
3.2.5 Part [REGS]

In order to make it easier to access target registers via the Telnet interface, the BDI can read in a register definition file. In this file, the user defines a name for the register and how the BDI should access it (e.g. as memory mapped, memory mapped with offset, ...). The name of the register definition file and information for different registers type has to be defined in the configuration file. The register name, type, address/offset/number and size are defined in a separate register definition file.

An entry in the register definition file has the following syntax:

```
name  type  addr  [size [SWAP]]
```

- **name**: The name of the register (max. 12 characters)
- **type**: The register type
  - GPR: General purpose register
  - SPR: Special purpose register
  - MBAR: Relative to MBAR memory mapped registers. The BDI knows the current MBAR address for MPC5200, MPC8220 and MPC83xx targets.
  - MM: Absolute direct memory mapped register
  - DMM1...DMM4: Relative direct memory mapped register
  - IMM1...IMM4: Indirect memory mapped register
- **addr**: The address, offset or number of the register
- **size**: The size (8, 16, 32) of the register (default is 32)
- **SWAP**: If present, the bytes of a 16bit or 32bit register are swapped. This is useful to access little endian ordered registers (e.g. MPC8240 configuration registers).

The following entries are supported in the [REGS] part of the configuration file:

- **FILE filename**: The name of the register definition file. This name is used to access the file via TFTP. If the filename starts with a $, this $ is replace with the path of the configuration file name. The file is loaded once during BDI startup.
  - Example: `FILE C:\bdi\regs\mpc8260.def`

- **DMMn base**: This defines the base address of direct memory mapped registers. This base address is added to the individual offset of the register.
  - Example: `DMM1 0x01000`

- **IMMn addr data**: This defines the addresses of the memory mapped address and data registers of indirect memory mapped registers. The address of a IMMn register is first written to "addr" and then the register value is access using "data" as address.
  - Example: `IMM1 0x04700000`  

**Remark:**
The registers msr, cr and fpspr are predefined
Example for a register definition (MPC8260):

Entry in the configuration file:

```
[REGS]
DMM1 0x04700000 ;Internal Memory Map Base Address
FILE E:\bdi\mpc8260\reg8260.def ;The register definition file
```

The register definition file:

```
; name  type  addr   size
; --------------------------------------------------
;  gpr0  GPR   0
  sp    GPR   1
  xer   SPR   1
   lr   SPR   8
   ctr  SPR   9
sprg0 SPR  272
sprg1 SPR  273
sprg2 SPR  274
sprg3 SPR  275
;  DMM1 must be set to the internal memory map base address
;  siumcr DMM1 0x10000 32
  sypcr DMM1 0x10004 32
;  br0   DMM1 0x10100 32
  orl   DMM1 0x10100 32
;  sicr  DMM1 0x10c00 16
  sivec DMM1 0x10c04 32
```

Now the defined registers can be accessed by name via the Telnet interface:

```
BDI> rd sicr
BDI> rm br0 0xFF801801
```
3.3 GATEWAY mode

In order to use this mode, there must be a free serial channel on the target (e.g. a SCC channel). The processors or UART’s RX/TX pins can be directly used because the BDI2000 needs and drives Vdd I/O levels (Rev. B TTL levels). There is no need for a RS232 level converter.

For an asynchronous connection (UART) the SLIP protocol is used to transfer the UDP frames between the BDI2000 and the target. In HDLC mode, the UDP frames are directly transferred.

---

Be sure to connect pin 8 to the target RX pin and pin 10 to the target TX pin.

Maximal input voltage to BDI2000 must not exceed 5.5V
3.3.1 VxWorks configuration

Configure VxWorks for a serial, fast SLIP or HDLC WDB connection. You may use the standard serial connection which selects the VxWorks SLIP UDP-lite packet driver but this is a very slow connection. If your BSP does not support a WDB serial connection, or if you would like to select a baudrate greater than 38’400, then you have to write your own fast SLIP or HDLC UDP-lite packet driver. There are examples on the diskette for a fast SLIP and a HDLC UDP-Lite packet driver running on a MPC8260.

If you would like to use the example driver, copy the following files from the distribution disk:

- `bdiSlip.h` -> `../target/config/your_bsp/wdbFslipPktDrv.h`
- `bdiSlip.c` -> `../target/config/your_bsp/wdbFslipPktDrv.c`
- `bdiHdlc.h` -> `../target/config/your_bsp/wdbHdlcPktDrv.h`
- `bdiHdlc.c` -> `../target/config/your_bsp/wdbHdlcPktDrv.c`
- `wdbFslip.c` -> `../target/config/comps/src/`
- `wdbHdlc.c` -> `../target/config/comps/src/`
- `wdbBdi.cdf` -> `../target/config/comps/vxWorks/`

Use the VxWorks configuration utility to select the fast SLIP or HDLC WDB connection. Change the example driver so it runs on your hardware.

The following table helps to select an appropriate baudrate:

<table>
<thead>
<tr>
<th>BDI2000 @33MHz</th>
<th>MPC8260 @40MHz (DFBRG = /16)</th>
<th>MPC8260 @40MHz (DFBRG = /4)</th>
<th>MPC8260 @66MHz (DFBRG = /16)</th>
<th>MPC8260 @66MHz (DFBRG = /4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>122'000</td>
<td>125'000</td>
<td>122'000</td>
<td>122'000</td>
<td></td>
</tr>
<tr>
<td>160'000</td>
<td>156'000</td>
<td>160'000</td>
<td>160'000</td>
<td></td>
</tr>
<tr>
<td>208'000</td>
<td>208'000</td>
<td>208'000</td>
<td>208'000</td>
<td></td>
</tr>
<tr>
<td>298'000</td>
<td>312'500</td>
<td>298'000</td>
<td>298'000</td>
<td></td>
</tr>
<tr>
<td>417'000</td>
<td>417'000</td>
<td>417'000</td>
<td>417'000</td>
<td></td>
</tr>
<tr>
<td>520'000</td>
<td>500'000</td>
<td>520'000</td>
<td>520'000</td>
<td></td>
</tr>
<tr>
<td>693'000</td>
<td>693'000</td>
<td>693'000</td>
<td>693'000</td>
<td></td>
</tr>
<tr>
<td>1'040'000</td>
<td>1'040'000</td>
<td>1'040'000</td>
<td>1'040'000</td>
<td></td>
</tr>
<tr>
<td>2'080'000</td>
<td></td>
<td></td>
<td>2'080'000</td>
<td></td>
</tr>
</tbody>
</table>

3.3.2 Target Server Setup

Select WDBRPC (not WDBSERIAL) as the backend because the target server communicates with the BDI2000 via the ethernet connection.
3.4 AGENT mode
Because the target agent runs within BDI, no debug support has to be linked to your VxWorks application. There is also no need for any BDI specific changes in the VxWorks sources. Your application must be fully linked because no dynamic loading is supported.

3.4.1 Target setup
Target initialization may be done at two places. First with the BDI configuration file, second within the VxWorks routine "sysHwInit". The setup in the configuration file must at least enable access to the target memory where the VxWorks core will be loaded. Disable the watchdog and setting the CPU clock rate should also be done with the BDI configuration file. Application specific initializations like setting the timer rate are best located in the routine "sysHwInit". 

Data Cache:
When the target data cache is enabled, the BDI needs some RAM in target memory. A short code sequence is loaded into this memory space. It is used to flush the data cache before target memory is accessed via the COP interface. The WORKSPACE parameter in the configuration file defines the start address of the used target RAM. A workspace address of 0x0000 is a good choice because it is not really used by VxWorks and the cache is normally disabled for this memory region. If the target data cache is enabled but no workspace defined, the BDI does not flush the data cache and the debugger may display out of date memory values.

3.4.2 Configure VxWorks
Tornado 1.01:
Use the VxWorks file "config.h" to scale your VxWorks core. Undefine INCLUDE_WDB and statically link all your modules with the VxWorks core. Don't forget to create your tasks because they can't be created dynamically.
Add the following lines to the VxWorks Makefile:

```
ADDED_CFLAGS = -g
MACH_EXTRA = myModule.o
```

For more information about building a bootable VxWorks application, see Tornado User's Guide chapter 11.6 "Creating Bootable Applications".

Tornado II:
Use the VxWorks configuration utility and exclude all "development tool components".

Note:
If your vxWorks application needs information from the boot line (e.g. if you are using networking), enter the following statement at the end of `sysHwInit()`.

```
/* init boot line for BDM debugging */
strcpy(sysBootLine, DEFAULT_BOOT_LINE);
```

This is necessary because there is no Boot-ROM which initializes the boot line variable in RAM.
3.4.3 Target Server Setup

Setup the target server as follows:

3.4.4 Debugging with GDB

As soon as the target comes out of reset, BDI initializes it and loads your VxWorks application. If RUN is selected, the application is immediately started, otherwise only the target PC is set. BDI now waits for WDB request from the target server running on the host.

After starting the debugger, enter "attach system" at the GDB prompt, do not use the "Attach" menu entry because the task list cannot be read at this time. If not already suspended, this stops the execution of application code and the target CPU changes to debug mode.

Remember, every time the application is suspended, the target CPU is freezed. During this time no hardware interrupts will be processed.

Accessing target resources (e.g. inspecting a variable) is only possible during the time the application is halted (e.g. cause by breakpoint).

Note:

If you would like to debug code before the VxWorks taskLib has been initialized, enter the GDB command tasking-off to disable fetching of the thread list (Tornado Release Notes 1.0.1 chapter 6.4 GDB).
3.4.5 Target serial I/O via BDI

A RS232 port of the target can be connected to the RS232 port of the BDI2000. This way it is possible to access the target's serial I/O via a TCP/IP channel. For example, you can connect a Telnet session to the appropriate BDI2000 port.

The configuration parameter "SIO" is used to enable this serial I/O routing. The used framing parameters are 8 data, 1 stop and not parity. The BDI asserts RTS and DTR when a TCP connection is established.

```
[TARGET]
SIO 7  9600 ;Enable SIO via TCP port 7 at 9600 baud
```

**Warning!!!**
Once SIO is enabled, connecting with the setup tool to update the firmware will fail. In this case either disable SIO first or disconnect the BDI from the LAN while updating the firmware.
3.5 Telnet Interface

A Telnet server is integrated within the BDI. The Telnet channel is used by the BDI to output error messages and other information. Also some basic debug tasks may be done by using this interface.

Telnet Debug features:

- Display and modify memory locations
- Display and modify general and special purpose registers
- Single step a code sequence
- Set hardware breakpoints
- Load a code file from any host
- Start / Stop program execution
- Programming and Erasing Flash memory

During debugging with GDB, the Telnet is mainly used to reboot the target (generate a hardware reset and reload the application code). It may be also useful during the first installation of the bdiGDB system or in case of special debug needs.

Example of a Telnet session:

```
BDI>res
- TARGET: processing user reset request
- TARGET: Target PVR is 0x00088202
- TARGET: resetting target passed
- TARGET: processing target init list ....
- TARGET: processing target init list passed
BDI>info
Target CPU : 740/750 Lonestar Rev.2
Target state : debug mode
Debug entry cause : COP freeze (startup)
Current PC : 0xffff00100
Current CR : 0x00000000
Current MSR : 0x00000000
Current LR : 0x00000000
BDI>md 0xfff00100
fff00100 : 48001f20 60000000 60000000 60000000 H.. '..' '. ...
fff00110 : 60000000 60000000 60000000 60000000 `...`...`...`...
fff00120 : 60000000 60000000 60000000 60000000 `...`...`...`...
fff00130 : 60000000 60000000 60000000 60000000 `...`...`...`...
fff00140 : 60000000 60000000 60000000 60000000 `...`...`...`...
```

Note:
The DUMP command uses TFTP to write a binary image to a host file. Writing via TFTP on a Linux/Unix system is only possible if the file already exists and has public write access. Use "man tftpd" to get more information about the TFTP server on your host.
The Telnet commands:

"PHYS <address> converts an effective to a physical address",

"MD [address] [count] display target memory as word (32bit)",

"MDD [address] [count] display target memory as double word (64bit)",

"MDH [address] [count] display target memory as half word (16bit)",

"MDB [address] [count] display target memory as byte (8bit)",

"DUMP <address> [size] [file] dump target memory to a file",

"MM <addr> <value> [count] modify word(s) (32bit) in target memory",

"MMD <addr> <value> [count] modify double word(s) (64bit) in target memory",

"MHH <addr> <value> [count] modify half word(s) (16bit) in target memory",

"MMB <addr> <value> [count] modify byte(s) (8bit) in target memory",

"MC [address] [count] calculates a checksum over a memory range",

"MV verifies the last calculated checksum",

"RD [name] display general purpose or user defined register",

"RDUMP [file] dump all user defined register to a file",

"RDSPR <number> display special purpose register",

"RDSR <number> display segment register",

"RDVR <number> display vector register",

"RM <nbr> [name] <value> modify general purpose or user defined register",

"RMSPR <number> <value> modify special purpose register",

"RMSR <number> <value> modify segment register",

"RMVR <nbr> <val val val> modify vector register (four 32bit values)",

"DCACHE <addr | set> display L1 data cache content",

"DTLB <from> [<to>] display data TLB entry (only MPC83xx)",

"ITLB <from> [<to>] display inst TLB entry (only MPC83xx)",

"L2CACHE <addr | set> display L2 cache content (only 750FX/GX)",

"UPMR <MxMR> <MDR> <addr> read selected UPM array",

"RESET [HALT | RUN [time]] reset the target system, change startup mode",

"BREAK [SOFT | HARD] display or set current breakpoint mode",

"GO [<pc>] set PC and start target system",

"TC [<pc>] trace on change of flow",

"HALT force target to enter debug mode",

"BI <addr> set instruction hardware breakpoint",

"CI [<id>] clear instruction hardware breakpoint(s)",

"BD [H|W] <addr> set data watchpoint via DABR (DABR[BT]=0)",

"BDT [H|W] <addr> set data watchpoint via DABR (DABR[BT]=1)",

"CD [<id>] clear data watchpoint(s)",

"INFO display information about the current state",

"LOAD [<offset>] [file] [format] load program file to target memory",

"VERIFY [<offset>] [file] [format] verify a program file to target memory",

"PROG [<offset>] [file] [format] program flash memory",

"ERASE [address] [mode] erase a flash memory sector, chip or block",

"ERASE <addr> [step] [count] erase multiple flash sectors",

"UNLOCK [address] [delay] unlock a flash sector",

"UNLOCK <addr> [step] [count] unlock multiple flash sectors",

"FLASH <type> [size] [bus] change flash configuration",

"DELAY <ms> delay for a number of milliseconds",

"HOST <ip> change IP address of the host",

"PROMPT <string> defines a new prompt string",

"BOOT reboot the BDI and reload the configuration",

"CONFIG display or update BDI configuration",

"CONFIG <file> [<hostIP> [<bdIP> [<gateway> [<mask>]]]]",

"HELP display command list",

"QUIT terminate the Telnet session"
4 Specifications

Operating Voltage Limiting  
5 VDC ± 0.25 V

Power Supply Current  
typ. 500 mA  
max. 1000 mA

RS232 Interface: Baud Rates  
9600, 19200, 38400, 57600, 115200

Data Bits  
8

Parity Bits  
none

Stop Bits  
1

Network Interface  
10 BASE-T

Serial Transfer Rate between BDI and Target  
up to 16 Mbit/s

Supported target voltage  
1.8 – 5.0 V (3.0 – 5.0 V with Rev. B)

Operating Temperature  
+5 °C ... +60 °C

Storage Temperature  
-20 °C ... +65 °C

Relative Humidity (noncondensing)  
< 90 %rF

Size  
190 x 110 x 35 mm

Weight (without cables)  
420 g

Host Cable length (RS232)  
2.5 m

Specifications subject to change without notice
5 Environmental notice

Disposal of the equipment must be carried out at a designated disposal site.

6 Declaration of Conformity (CE)

---

DECLARATION OF CONFORMITY
This declaration is valid for following product:
Type of device: BDM/JTAG Interface
Product name: BDI2000

The signing authorities state, that the above mentioned equipment meets the requirements for emission and immunity according to
EMC Directive 89/336/EEC

The evaluation procedure of conformity was assured according to the following standards:
EN 50081-2
EN 50082-2

This declaration of conformity is based on the test report no.
QNL-E859-05-8-a of QUINEL, Zug, accredited according to EN 45001.

Manufacturer:
ABATRON AG
Stöckenstrasse 4
CH-6221 Rickenbach

Authority:

Max Vock
Marketing Director

Ruedi Dummermuth
Technical Director

Rickenbach, May 30, 1998
7 Warranty

ABATRON Switzerland warrants the physical diskette, cable, BDI2000 and physical documentation to be free of defects in materials and workmanship for a period of 24 months following the date of purchase when used under normal conditions.

In the event of notification within the warranty period of defects in material or workmanship, ABATRON will replace defective diskette, cable, BDI2000 or documentation. The remedy for breach of this warranty shall be limited to replacement and shall not encompass any other damages, including but not limited loss of profit, special, incidental, consequential, or other similar claims. ABATRON Switzerland specifically disclaims all other warranties - expressed or implied, including but not limited to implied warranties of merchantability and fitness for particular purposes - with respect to defects in the diskette, cable, BDI2000 and documentation, and the program license granted here-in, including without limitation the operation of the program with respect to any particular application, use, or purposes. In no event shall ABATRON be liable for any loss of profit or any other commercial damage, including but not limited to special, incidental, consequential, or other damages.

Failure in handling which leads to defects are not covered under this warranty. The warranty is void under any self-made repair operation except exchanging the fuse.
Appendices

A  BDI2000 Setup/Update

First make sure that the BDI is properly connected (see Chapter 2.1 to 2.4).

To avoid data line conflicts, the BDI2000 must be disconnected from the target system while programming the logic for an other target CPU (see Chapter 2.1.1).

Before you can use the BDI2000 together with the Tornado development environment, you must store the initial configuration parameters in the BDI2000 flash memory. The following options allow you to do this:

- **Port / Speed**: Select the communication port and baudrate used to communicate with the BDI2000 loader during this setup session.
- **Connect**: Click on this button to establish a connection with the BDI2000 loader. Once connected, the BDI2000 remains in loader mode until it is restarted or this dialog box is closed.
- **Current**: Press this button to read back the current loaded BDI2000 software and logic versions. The current loader, firmware and logic version will be displayed.
- **Erase**: Press this button to erase the BDI2000 flash memory / programmable logic contents. For a normal update it is not necessary to use this function.
- **Update**: This button is only active if there is a newer firmware or logic version present in the execution directory of the bdiWind setup software. Press this button to write the new firmware and/or logic into the BDI2000 flash memory / programmable logic.
**BDI IP Address**

Enter the IP address for the BDI2000. Use the following format: 
xxx.xxx.xxx.xxx e.g.151.120.25.101

Ask your network administrator for assigning an IP address to this BDI2000. Every BDI2000 in your network needs a different IP address.

**Subnet Mask**

Enter the subnet mask of the network where the BDI is connected to. Use the following format: xxx.xxx.xxx.xxe.g.255.255.255.0

A subnet mask of 255.255.255.255 disables the gateway feature. Ask your network administrator for the correct subnet mask.

**Default Gateway**

Enter the IP address of the default gateway. Ask your network administrator for the correct gateway IP address. If the gateway feature is disabled, you may enter 255.255.255.255 or any other value.

**Config - Host IP Address**

Enter the IP address of the host with the configuration file. The configuration file is automatically read by the BDI2000 after every start-up.

**Configuration file**

Enter the full path and name of the configuration file.

e.g. D:\tornado\target\config\bd\ads860bdi.cnf

For information about the syntax of the configuration file see the bdWind User manual. This name is transmitted to the TFTP server when reading the configuration file.

**Transmit**

Click on this button to store the configuration in the BDI2000 flash memory.

In rare instances you may not be able to load the firmware in spite of a correctly connected BDI (error of the previous firmware in the flash memory). **Before carrying out the following procedure, check the possibilities in Appendix «Troubleshooting»**. In case you do not have any success with the tips there, do the following:

- Switch OFF the power supply for the BDI and open the unit as described in Appendix «Maintenance»

- Place the jumper in the «INIT MODE» position

- Connect the power cable or target cable if the BDI is powered from target system

- Switch ON the power supply for the BDI again and wait until the LED «MODE» blinks fast

- Turn the power supply OFF again

- Return the jumper to the «DEFAULT» position

- Reassemble the unit as described in Appendix «Maintenance»
B Troubleshooting

Problem
The firmware can not be loaded.

Possible reasons
- The BDI is not correctly connected with the target system (see chapter 2).
- The power supply of the target system is switched off or not in operating range (4.75 VDC ... 5.25 VDC) --> MODE LED is OFF or RED
- The built in fuse is damaged --> MODE LED is OFF
- The BDI is not correctly connected with the Host (see chapter 2).
- A wrong communication port (Com 1...Com 4) is selected.

Problem
No working with the target system (loading firmware is ok).

Possible reasons
- Wrong pin assignment (BDM/JTAG connector) of the target system (see chapter 2).
- Target system initialization is not correctly --> enter an appropriate target initialization list.
- An incorrect IP address was entered (BDI2000 configuration)
- BDM/JTAG signals from the target system are not correctly (short-circuit, break, ...).
- The target system is damaged.

Problem
Network processes do not function (loading the firmware was successful)

Possible reasons
- The BDI2000 is not connected or not correctly connected to the network (LAN cable or media converter)
- An incorrect IP address was entered (BDI2000 configuration)
C Maintenance

The BDI needs no special maintenance. Clean the housing with a mild detergent only. Solvents such as gasoline may damage it.

If the BDI is connected correctly and it is still not responding, then the built in fuse might be damaged (in cases where the device was used with wrong supply voltage or wrong polarity). To exchange the fuse or to perform special initialization, please proceed according to the following steps:

Observe precautions for handling (Electrostatic sensitive device)
Unplug the cables before opening the cover.
Use exact fuse replacement (Microfuse MSF 1.6 AF).

1. Unplug the cables

2.1 Remove the two plastic caps that cover the screws on target front side (e.g. with a small knife)
2.2 Remove the two screws that hold the front panel

3.1 While holding the casing, remove the front panel and the red elastig sealing
4. While holding the casing, slide carefully the print in position as shown in the figure below.

5. Reinstallation

5.1 Slide back carefully the print. Check that the LEDs align with the holes in the back panel.

5.2 Push carefully the front panel and the red elastic sealing on the casing. Check that the LEDs align with the holes in the front panel and that the position of the sealing is as shown in the figure below.

5.3 Mount the screws (do not overtighten it)
5.4 Mount the two plastic caps that cover the screws
5.5 Plug the cables

Observe precautions for handling (Electrostatic sensitive device)
Unplug the cables before opening the cover.
Use exact fuse replacement (Microfuse MSF 1.6 AF).
D Trademarks

All trademarks are property of their respective holders.