www.pudn.com > mp3decoder.rar > MEMSETUP.S

;***************************************************************** 
;* Memory configuration has to be optimized for best performance * 
;* The following parameter is not optimized.                     * 
;***************************************************************** 
 
;*** memory access cycle parameter strategy *** 
; 1) Even FP-DRAM, EDO setting has more late fetch point by half-clock 
; 2) The memory settings,here, are made the safe parameters even at 66Mhz. 
; 3) FP-DRAM Parameters:tRCD=3 for tRAC, tcas=2 for pad delay, tcp=2 for bus load. 
; 4) DRAM refresh rate is for 40Mhz.  
 
;bank0	16bit BOOT ROM 
;bank1	8bit NandFlash 
;bank2	16bit IDE 
;bank3	8bit UDB 
;bank4	rtl8019 
;bank5	ext 
;bank6	16bit SDRAM 
;bank7	16bit SDRAM 
 
GET ..\inc\memcfg.inc 
 
	LTORG 
 
SMRDATA DATA 
 
    DCD 0x11110101			;Bank0=16bit BootRom(AT29C010A*2) :0x0 
   	DCD ((B0_Tacs<<13)+(B0_Tcos<<11)+(B0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC))	;GCS0 
	DCD ((B1_Tacs<<13)+(B1_Tcos<<11)+(B1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC))	;GCS1  
	DCD ((B2_Tacs<<13)+(B2_Tcos<<11)+(B2_Tacc<<8)+(B2_Tcoh<<6)+(B2_Tah<<4)+(B2_Tacp<<2)+(B2_PMC))	;GCS2 
	DCD ((B3_Tacs<<13)+(B3_Tcos<<11)+(B3_Tacc<<8)+(B3_Tcoh<<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC))	;GCS3 
	DCD ((B4_Tacs<<13)+(B4_Tcos<<11)+(B4_Tacc<<8)+(B4_Tcoh<<6)+(B4_Tah<<4)+(B4_Tacp<<2)+(B4_PMC))	;GCS4 
	DCD ((B5_Tacs<<13)+(B5_Tcos<<11)+(B5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC))	;GCS5 
	DCD ((B6_MT<<15)+(B6_Trcd<<2)+(B6_SCAN))														;GCS6 
	DCD ((B7_MT<<15)+(B7_Trcd<<2)+(B7_SCAN))														;GCS7 
	DCD ((REFEN<<23)+(TREFMD<<22)+(Trp<<20)+(Trc<<18)+(Tchr<<16)+REFCNT)	;REFRESH RFEN=1, TREFMD=0, trp=3clk, trc=5clk, tchr=3clk,count=1019 
	DCD 0x10				;SCLK power down mode, BANKSIZE 32M/32M 
	DCD 0x20				;MRSR6 CL=2clk 
	DCD 0x20				;MRSR7 
	 
memsetup 
 
    ldr	    r0,=SMRDATA 
    ldmia   r0,{r1-r13} 
    ldr	    r0,=0x01c80000  ;BWSCON Address 
    stmia   r0,{r1-r13} 
     
    mov 	pc,lr