www.pudn.com > CLOCK.rar > c10.vhd

library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
entity c10 is 
    Port ( clk : in std_logic; 
          dout : out std_logic_vector(3 downto 0)); 
end c10; 
architecture Behavioral of c10 is 
   signal count : std_logic_vector(3 downto 0); 
begin 
	process(clk) 
	begin 
	   if rising_edge(clk) then 
		   if count = "1001" then 
			   count <= "0000"; 
           else  
			   count <= count+1; 
           end if; 
      end if; 
    dout <= count; 
    end process; 
end Behavioral;