www.pudn.com > ncdzsrc.rar > ym2610.c
/***************************************************************************
ym2610.c
Software emulation for YAMAHA YM-2610 sound generator
Copyright (C) 2001, 2002, 2003 Jarek Burczynski (bujar at mame dot net)
Copyright (C) 1998 Tatsuyuki Satoh, MultiArcadeMachineEmulator development
Version 1.4 (final beta)
※MAMEのfm.cを YM-2610 1チップ専用 にしています
***************************************************************************/
/*--------------------------------------------------------------------------
History:
03-08-2003 Jarek Burczynski:
- fixed YM2608 initial values (after the reset)
- fixed flag and irqmask handling (YM2608)
- fixed BUFRDY flag handling (YM2608)
14-06-2003 Jarek Burczynski:
- implemented all of the YM2608 status register flags
- implemented support for external memory read/write via YM2608
- implemented support for deltat memory limit register in YM2608 emulation
22-05-2003 Jarek Burczynski:
- fixed LFO PM calculations (copy&paste bugfix)
08-05-2003 Jarek Burczynski:
- fixed SSG support
22-04-2003 Jarek Burczynski:
- implemented 100% correct LFO generator (verified on real YM2610 and YM2608)
15-04-2003 Jarek Burczynski:
- added support for YM2608's register 0x110 - status mask
01-12-2002 Jarek Burczynski:
- fixed register addressing in YM2608, YM2610, YM2610B chips. (verified on real YM2608)
The addressing patch used for early Neo-Geo games can be removed now.
26-11-2002 Jarek Burczynski, Nicola Salmoria:
- recreated YM2608 ADPCM ROM using data from real YM2608's output which leads to:
- added emulation of YM2608 drums.
- output of YM2608 is two times lower now - same as YM2610 (verified on real YM2608)
16-08-2002 Jarek Burczynski:
- binary exact Envelope Generator (verified on real YM2203);
identical to YM2151
- corrected 'off by one' error in feedback calculations (when feedback is off)
- corrected connection (algorithm) calculation (verified on real YM2203 and YM2610)
18-12-2001 Jarek Burczynski:
- added SSG-EG support (verified on real chip)
12-08-2001 Jarek Burczynski:
- corrected sin_tab and tl_tab data (verified on real chip)
- corrected feedback calculations (verified on real chip)
- corrected phase generator calculations (verified on real chip)
- corrected envelope generator calculations (verified on real chip)
- corrected volume level.
- changed YM2610Update() function:
this was needed to calculate YM2610 FM channels output correctly.
(Each FM channel is calculated as in other chips, but the output of the
channel gets shifted right by one *before* sending to accumulator.
That was impossible to do with previous implementation).
23-07-2001 Jarek Burczynski, Nicola Salmoria:
- corrected ADPCM type A algorithm and tables (verified on real chip)
11-06-2001 Jarek Burczynski:
- corrected end of sample bug in OPNB_ADPCM_CALC_CH.
Real YM2610 checks for equality between current and end addresses
(only 20 LSB bits).
08-12-1998 hiro-shi:
- rename ADPCMA -> ADPCMB, ADPCMB -> DELTAT
- move ROM limit check.(CALC_CH? -> 2610Write1/2)
- test program (ADPCMB_TEST)
- move ADPCM A/B end check.
- ADPCMB repeat flag(no check)
- change ADPCM volume rate (8->16) (32->48).
09-12-1998 hiro-shi:
- change ADPCM volume. (8->16, 48->64)
- replace ym2610 ch0/3 (YM-2610B)
- init cur_chip (restart bug fix)
- change ADPCM_SHIFT (10->8) missing bank change 0x4000-0xffff.
- add ADPCM_SHIFT_MASK
- change ADPCMA_DECODE_MIN/MAX.
----------------------------------------------------------------------------
comment of hiro-shi(Hiromitsu Shioya):
YM2610 = OPN-B
YM2610 : PSG:3ch FM:4ch ADPCM(18.5KHz):6ch DeltaT ADPCM:1ch
--------------------------------------------------------------------------*/
#include
#include
#include
#include
#include
#ifdef NEOGEOCD
#include "neogeocd.h" /* use NEOGEO CDZ Emulator */
#include "2610intf.h"
#include "ym2610.h"
#endif
#ifndef PI
#define PI 3.14159265358979323846
#endif
/*------------------------------------------------------------------------*/
#define FREQ_SH 16 /* 16.16 fixed point (frequency calculations) */
#define EG_SH 16 /* 16.16 fixed point (envelope generator timing) */
#define LFO_SH 24 /* 8.24 fixed point (LFO calculations) */
#define TIMER_SH 16 /* 16.16 fixed point (timers calculations) */
#define FREQ_MASK ((1<>3)
/* sin waveform table in 'decibel' scale */
static unsigned int sin_tab[SIN_LEN];
/* sustain level table (3dB per step) */
/* bit0, bit1, bit2, bit3, bit4, bit5, bit6 */
/* 1, 2, 4, 8, 16, 32, 64 (value)*/
/* 0.75, 1.5, 3, 6, 12, 24, 48 (dB)*/
/* 0 - 15: 0, 3, 6, 9,12,15,18,21,24,27,30,33,36,39,42,93 (dB)*/
#define SC(db) (UINT32)(db * (4.0 / ENV_STEP) * (1 << EG_SH))
static const UINT32 sl_table[16]={
SC( 0),SC( 1),SC( 2),SC(3 ),SC(4 ),SC(5 ),SC(6 ),SC( 7),
SC( 8),SC( 9),SC(10),SC(11),SC(12),SC(13),SC(14),SC(31)
};
#undef SC
#define RATE_STEPS (8)
static const UINT8 eg_inc[19*RATE_STEPS]={
/*cycle:0 1 2 3 4 5 6 7*/
/* 0 */ 0,1, 0,1, 0,1, 0,1, /* rates 00..11 0 (increment by 0 or 1) */
/* 1 */ 0,1, 0,1, 1,1, 0,1, /* rates 00..11 1 */
/* 2 */ 0,1, 1,1, 0,1, 1,1, /* rates 00..11 2 */
/* 3 */ 0,1, 1,1, 1,1, 1,1, /* rates 00..11 3 */
/* 4 */ 1,1, 1,1, 1,1, 1,1, /* rate 12 0 (increment by 1) */
/* 5 */ 1,1, 1,2, 1,1, 1,2, /* rate 12 1 */
/* 6 */ 1,2, 1,2, 1,2, 1,2, /* rate 12 2 */
/* 7 */ 1,2, 2,2, 1,2, 2,2, /* rate 12 3 */
/* 8 */ 2,2, 2,2, 2,2, 2,2, /* rate 13 0 (increment by 2) */
/* 9 */ 2,2, 2,4, 2,2, 2,4, /* rate 13 1 */
/*10 */ 2,4, 2,4, 2,4, 2,4, /* rate 13 2 */
/*11 */ 2,4, 4,4, 2,4, 4,4, /* rate 13 3 */
/*12 */ 4,4, 4,4, 4,4, 4,4, /* rate 14 0 (increment by 4) */
/*13 */ 4,4, 4,8, 4,4, 4,8, /* rate 14 1 */
/*14 */ 4,8, 4,8, 4,8, 4,8, /* rate 14 2 */
/*15 */ 4,8, 8,8, 4,8, 8,8, /* rate 14 3 */
/*16 */ 8,8, 8,8, 8,8, 8,8, /* rates 15 0, 15 1, 15 2, 15 3 (increment by 8) */
/*17 */ 16,16,16,16,16,16,16,16, /* rates 15 2, 15 3 for attack */
/*18 */ 0,0, 0,0, 0,0, 0,0, /* infinity rates for attack and decay(s) */
};
#define O(a) (a*RATE_STEPS)
/*note that there is no O(17) in this table - it's directly in the code */
static const UINT8 eg_rate_select[32+64+32]={ /* Envelope Generator rates (32 + 64 rates + 32 RKS) */
/* 32 infinite time rates */
O(18),O(18),O(18),O(18),O(18),O(18),O(18),O(18),
O(18),O(18),O(18),O(18),O(18),O(18),O(18),O(18),
O(18),O(18),O(18),O(18),O(18),O(18),O(18),O(18),
O(18),O(18),O(18),O(18),O(18),O(18),O(18),O(18),
/* rates 00-11 */
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
O( 0),O( 1),O( 2),O( 3),
/* rate 12 */
O( 4),O( 5),O( 6),O( 7),
/* rate 13 */
O( 8),O( 9),O(10),O(11),
/* rate 14 */
O(12),O(13),O(14),O(15),
/* rate 15 */
O(16),O(16),O(16),O(16),
/* 32 dummy rates (same as 15 3) */
O(16),O(16),O(16),O(16),O(16),O(16),O(16),O(16),
O(16),O(16),O(16),O(16),O(16),O(16),O(16),O(16),
O(16),O(16),O(16),O(16),O(16),O(16),O(16),O(16),
O(16),O(16),O(16),O(16),O(16),O(16),O(16),O(16)
};
#undef O
/*rate 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15*/
/*shift 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, 0, 0, 0, 0 */
/*mask 2047, 1023, 511, 255, 127, 63, 31, 15, 7, 3, 1, 0, 0, 0, 0, 0 */
#define O(a) (a*1)
static const UINT8 eg_rate_shift[32+64+32]={ /* Envelope Generator counter shifts (32 + 64 rates + 32 RKS) */
/* 32 infinite time rates */
O(0),O(0),O(0),O(0),O(0),O(0),O(0),O(0),
O(0),O(0),O(0),O(0),O(0),O(0),O(0),O(0),
O(0),O(0),O(0),O(0),O(0),O(0),O(0),O(0),
O(0),O(0),O(0),O(0),O(0),O(0),O(0),O(0),
/* rates 00-11 */
O(11),O(11),O(11),O(11),
O(10),O(10),O(10),O(10),
O( 9),O( 9),O( 9),O( 9),
O( 8),O( 8),O( 8),O( 8),
O( 7),O( 7),O( 7),O( 7),
O( 6),O( 6),O( 6),O( 6),
O( 5),O( 5),O( 5),O( 5),
O( 4),O( 4),O( 4),O( 4),
O( 3),O( 3),O( 3),O( 3),
O( 2),O( 2),O( 2),O( 2),
O( 1),O( 1),O( 1),O( 1),
O( 0),O( 0),O( 0),O( 0),
/* rate 12 */
O( 0),O( 0),O( 0),O( 0),
/* rate 13 */
O( 0),O( 0),O( 0),O( 0),
/* rate 14 */
O( 0),O( 0),O( 0),O( 0),
/* rate 15 */
O( 0),O( 0),O( 0),O( 0),
/* 32 dummy rates (same as 15 3) */
O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),
O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),
O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),
O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0),O( 0)
};
#undef O
static const UINT8 dt_tab[4 * 32]={
/* this is YM2151 and YM2612 phase increment data (in 10.10 fixed point format)*/
/* FD=0 */
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
/* FD=1 */
0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2,
2, 3, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 8, 8, 8, 8,
/* FD=2 */
1, 1, 1, 1, 2, 2, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5,
5, 6, 6, 7, 8, 8, 9,10,11,12,13,14,16,16,16,16,
/* FD=3 */
2, 2, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7,
8 , 8, 9,10,11,12,13,14,16,17,19,20,22,22,22,22
};
/* OPN key frequency number -> key code follow table */
/* fnum higher 4bit -> keycode lower 2bit */
static const UINT8 opn_fktable[16] = {0,0,0,0,0,0,0,1,2,3,3,3,3,3,3,3};
/* 8 LFO speed parameters */
/* each value represents number of samples that one LFO level will last for */
static const UINT32 lfo_samples_per_step[8] = {108, 77, 71, 67, 62, 44, 8, 5};
/*There are 4 different LFO AM depths available, they are:
0 dB, 1.4 dB, 5.9 dB, 11.8 dB
Here is how it is generated (in EG steps):
11.8 dB = 0, 2, 4, 6, 8, 10,12,14,16...126,126,124,122,120,118,....4,2,0
5.9 dB = 0, 1, 2, 3, 4, 5, 6, 7, 8....63, 63, 62, 61, 60, 59,.....2,1,0
1.4 dB = 0, 0, 0, 0, 1, 1, 1, 1, 2,...15, 15, 15, 15, 14, 14,.....0,0,0
(1.4 dB is loosing precision as you can see)
It's implemented as generator from 0..126 with step 2 then a shift
right N times, where N is:
8 for 0 dB
3 for 1.4 dB
1 for 5.9 dB
0 for 11.8 dB
*/
static const UINT8 lfo_ams_depth_shift[4] = {8, 3, 1, 0};
/*There are 8 different LFO PM depths available, they are:
0, 3.4, 6.7, 10, 14, 20, 40, 80 (cents)
Modulation level at each depth depends on F-NUMBER bits: 4,5,6,7,8,9,10
(bits 8,9,10 = FNUM MSB from OCT/FNUM register)
Here we store only first quarter (positive one) of full waveform.
Full table (lfo_pm_table) containing all 128 waveforms is build
at run (init) time.
One value in table below represents 4 (four) basic LFO steps
(1 PM step = 4 AM steps).
For example:
at LFO SPEED=0 (which is 108 samples per basic LFO step)
one value from "lfo_pm_output" table lasts for 432 consecutive
samples (4*108=432) and one full LFO waveform cycle lasts for 13824
samples (32*432=13824; 32 because we store only a quarter of whole
waveform in the table below)
*/
static const UINT8 lfo_pm_output[7*8][8]={ /* 7 bits meaningful (of F-NUMBER), 8 LFO output levels per one depth (out of 32), 8 LFO depths */
/* FNUM BIT 4: 000 0001xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 2 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 3 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 4 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 5 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 6 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 7 */ {0, 0, 0, 0, 1, 1, 1, 1},
/* FNUM BIT 5: 000 0010xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 2 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 3 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 4 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 5 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 6 */ {0, 0, 0, 0, 1, 1, 1, 1},
/* DEPTH 7 */ {0, 0, 1, 1, 2, 2, 2, 3},
/* FNUM BIT 6: 000 0100xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 2 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 3 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 4 */ {0, 0, 0, 0, 0, 0, 0, 1},
/* DEPTH 5 */ {0, 0, 0, 0, 1, 1, 1, 1},
/* DEPTH 6 */ {0, 0, 1, 1, 2, 2, 2, 3},
/* DEPTH 7 */ {0, 0, 2, 3, 4, 4, 5, 6},
/* FNUM BIT 7: 000 1000xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 2 */ {0, 0, 0, 0, 0, 0, 1, 1},
/* DEPTH 3 */ {0, 0, 0, 0, 1, 1, 1, 1},
/* DEPTH 4 */ {0, 0, 0, 1, 1, 1, 1, 2},
/* DEPTH 5 */ {0, 0, 1, 1, 2, 2, 2, 3},
/* DEPTH 6 */ {0, 0, 2, 3, 4, 4, 5, 6},
/* DEPTH 7 */ {0, 0, 4, 6, 8, 8, 0xa, 0xc},
/* FNUM BIT 8: 001 0000xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 1, 1, 1, 1},
/* DEPTH 2 */ {0, 0, 0, 1, 1, 1, 2, 2},
/* DEPTH 3 */ {0, 0, 1, 1, 2, 2, 3, 3},
/* DEPTH 4 */ {0, 0, 1, 2, 2, 2, 3, 4},
/* DEPTH 5 */ {0, 0, 2, 3, 4, 4, 5, 6},
/* DEPTH 6 */ {0, 0, 4, 6, 8, 8, 0xa, 0xc},
/* DEPTH 7 */ {0, 0, 8, 0xc,0x10,0x10,0x14,0x18},
/* FNUM BIT 9: 010 0000xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 2, 2, 2, 2},
/* DEPTH 2 */ {0, 0, 0, 2, 2, 2, 4, 4},
/* DEPTH 3 */ {0, 0, 2, 2, 4, 4, 6, 6},
/* DEPTH 4 */ {0, 0, 2, 4, 4, 4, 6, 8},
/* DEPTH 5 */ {0, 0, 4, 6, 8, 8, 0xa, 0xc},
/* DEPTH 6 */ {0, 0, 8, 0xc,0x10,0x10,0x14,0x18},
/* DEPTH 7 */ {0, 0,0x10,0x18,0x20,0x20,0x28,0x30},
/* FNUM BIT10: 100 0000xxxx */
/* DEPTH 0 */ {0, 0, 0, 0, 0, 0, 0, 0},
/* DEPTH 1 */ {0, 0, 0, 0, 4, 4, 4, 4},
/* DEPTH 2 */ {0, 0, 0, 4, 4, 4, 8, 8},
/* DEPTH 3 */ {0, 0, 4, 4, 8, 8, 0xc, 0xc},
/* DEPTH 4 */ {0, 0, 4, 8, 8, 8, 0xc,0x10},
/* DEPTH 5 */ {0, 0, 8, 0xc,0x10,0x10,0x14,0x18},
/* DEPTH 6 */ {0, 0,0x10,0x18,0x20,0x20,0x28,0x30},
/* DEPTH 7 */ {0, 0,0x20,0x30,0x40,0x40,0x50,0x60},
};
/* all 128 LFO PM waveforms */
static INT32 lfo_pm_table[128*8*32]; /* 128 combinations of 7 bits meaningful (of F-NUMBER), 8 LFO depths, 32 LFO output levels per one depth */
/*----------------------------------
for SSG emulator
-----------------------------------*/
#define SSG_MAX_OUTPUT 0x7fff
#define SSG_STEP 0x8000
/* SSG register ID */
#define SSG_AFINE (0)
#define SSG_ACOARSE (1)
#define SSG_BFINE (2)
#define SSG_BCOARSE (3)
#define SSG_CFINE (4)
#define SSG_CCOARSE (5)
#define SSG_NOISEPER (6)
#define SSG_ENABLE (7)
#define SSG_AVOL (8)
#define SSG_BVOL (9)
#define SSG_CVOL (10)
#define SSG_EFINE (11)
#define SSG_ECOARSE (12)
#define SSG_ESHAPE (13)
#define SSG_PORTA (14)
#define SSG_PORTB (15)
/* register number to channel number, slot offset */
#define OPN_CHAN(N) (N&3)
#define OPN_SLOT(N) ((N>>2)&3)
/* slot number */
#define SLOT1 0
#define SLOT2 2
#define SLOT3 1
#define SLOT4 3
/* bit0 = Right enable, bit1 = Left enable */
#define OUTD_RIGHT 1
#define OUTD_LEFT 2
#define OUTD_CENTER 3
typedef struct fm_slot
{
INT32 *DT; /* detune :dt_tab[DT] */
UINT8 KSR; /* key scale rate :3-KSR */
UINT32 ar; /* attack rate */
UINT32 d1r; /* decay rate */
UINT32 d2r; /* sustain rate */
UINT32 rr; /* release rate */
UINT8 ksr; /* key scale rate :kcode>>(3-KSR) */
UINT32 mul; /* multiple :ML_TABLE[ML] */
/* Phase Generator */
UINT32 phase; /* phase counter */
UINT32 Incr; /* phase step */
/* Envelope Generator */
UINT8 state; /* phase type */
UINT32 tl; /* total level: TL << 3 */
INT32 volume; /* envelope counter */
UINT32 sl; /* sustain level:sl_table[SL] */
UINT32 vol_out; /* current output from EG circuit (without AM from LFO) */
UINT8 eg_sh_ar; /* (attack state) */
UINT8 eg_sel_ar; /* (attack state) */
UINT8 eg_sh_d1r; /* (decay state) */
UINT8 eg_sel_d1r; /* (decay state) */
UINT8 eg_sh_d2r; /* (sustain state) */
UINT8 eg_sel_d2r; /* (sustain state) */
UINT8 eg_sh_rr; /* (release state) */
UINT8 eg_sel_rr; /* (release state) */
UINT8 ssg; /* SSG-EG waveform */
UINT8 ssgn; /* SSG-EG negated output */
UINT32 key; /* 0=last key was KEY OFF, 1=KEY ON */
/* LFO */
UINT32 AMmask; /* AM enable flag */
} FM_SLOT;
typedef struct fm_chan
{
FM_SLOT SLOT[4]; /* four SLOTs (operators) */
UINT8 ALGO; /* algorithm */
UINT8 FB; /* feedback shift */
INT32 op1_out[2]; /* op1 output for feedback */
INT32 *connect1; /* SLOT1 output pointer */
INT32 *connect3; /* SLOT3 output pointer */
INT32 *connect2; /* SLOT2 output pointer */
INT32 *connect4; /* SLOT4 output pointer */
INT32 *mem_connect;/* where to put the delayed sample (MEM) */
INT32 mem_value; /* delayed sample (MEM) value */
INT32 pms; /* channel PMS */
UINT8 ams; /* channel AMS */
/* Phase Generator */
UINT32 fc; /* fnum,blk:adjusted to sample rate */
UINT8 kcode; /* key code: */
UINT32 block_fnum; /* current blk/fnum value for this slot (can be different betweeen slots of one channel in 3slot mode) */
} FM_CH;
/* OPN state */
typedef struct fm_state
{
int clock; /* master clock (Hz) */
int rate; /* sampling rate (Hz) */
double freqbase; /* frequency base */
double TimerBase; /* Timer base time */
double BusyExpire; /* ExpireTime of Busy clear */
UINT8 address; /* address register */
UINT8 irq; /* interrupt level */
UINT8 irqmask; /* irq mask */
UINT8 status; /* status flag */
UINT32 mode; /* mode CSM / 3SLOT */
UINT8 prescaler_sel;/* prescaler selector */
UINT8 fn_h; /* freq latch */
int TA; /* timer a */
int TAC; /* timer a counter */
UINT8 TB; /* timer b */
int TBC; /* timer b counter */
/* local time tables */
INT32 dt_tab[8][32];/* DeTune table */
/* Extention Timer and IRQ handler */
FM_TIMERHANDLER Timer_Handler;
FM_IRQHANDLER IRQ_Handler;
//- const struct ssg_callbacks *SSG;
} FM_ST;
/* OPN 3slot struct */
typedef struct opn_3slot
{
UINT32 fc[3]; /* fnum3,blk3: calculated */
UINT8 fn_h; /* freq3 latch */
UINT8 kcode[3]; /* key code */
UINT32 block_fnum[3]; /* current fnum value for this slot (can be different betweeen slots of one channel in 3slot mode) */
} FM_3SLOT;
/* OPN/A/B common state */
typedef struct opn_f
{
FM_ST ST; /* general state */
FM_3SLOT SL3; /* 3 slot mode state */
FM_CH *P_CH; /* pointer of CH */
unsigned int pan[6*2]; /* fm channels output masks (0xffffffff = enable) */
UINT32 eg_cnt; /* global envelope generator counter */
UINT32 eg_timer; /* global envelope generator counter works at frequency = chipclock/64/3 */
UINT32 eg_timer_add; /* step of eg_timer */
UINT32 eg_timer_overflow;/* envelope generator timer overlfows every 3 samples (on real chip) */
/* there are 2048 FNUMs that can be generated using FNUM/BLK registers
but LFO works with one more bit of a precision so we really need 4096 elements */
UINT32 fn_table[4096]; /* fnumber->increment counter */
/* LFO */
UINT32 lfo_cnt;
UINT32 lfo_inc;
UINT32 lfo_freq[8]; /* LFO FREQ table */
} FM_OPN;
/* SSG struct */
static struct SSG_t
{
int lastEnable;
UINT32 step;
int period[3];
int PeriodN;
int PeriodE;
int count[3];
int CountN;
int CountE;
UINT32 vol[3];
UINT32 VolE;
UINT8 envelope[3];
UINT8 output[3];
UINT8 OutputN;
INT8 count_env;
UINT8 hold;
UINT8 alternate;
UINT8 attack;
UINT8 holding;
int RNG;
UINT32 vol_table[32];
} SSG;
/* ADPCM type A channel struct */
typedef struct adpcma_state
{
UINT8 flag; /* port state */
UINT8 flagMask; /* arrived flag mask */
UINT8 now_data; /* current ROM data */
UINT32 now_addr; /* current ROM address */
UINT32 now_step;
UINT32 step;
UINT32 start; /* sample data start address*/
UINT32 end; /* sample data end address */
UINT8 IL; /* Instrument Level */
INT32 adpcma_acc; /* accumulator */
INT32 adpcma_step; /* step */
INT32 adpcma_out; /* (speedup) hiro-shi!! */
INT8 vol_mul; /* volume in "0.75dB" steps */
UINT8 vol_shift; /* volume in "-6dB" steps */
INT32 *pan; /* &out_adpcma[OPN_xxxx] */
} ADPCMA;
/* here's the virtual YM2610 */
static struct ym2610_t
{
UINT8 regs[512]; /* registers */
FM_OPN OPN; /* OPN state */
FM_CH CH[6]; /* channel state */
UINT8 addr_A1; /* address line A1 */
/* ADPCM-A unit */
UINT8 adpcmaTL; /* adpcmA total level */
ADPCMA adpcma[6]; /* adpcm channels */
UINT8 adpcm_arrivedEndAddress;
UINT8 flagmask; /* YM2608 only */
UINT8 irqmask; /* YM2608 only */
} YM2610;
/* current chip state */
static INT32 m2,c1,c2; /* Phase Modulation input for operators 2,3,4 */
static INT32 mem; /* one sample delay memory */
static INT32 out_fm[6]; /* outputs of working channels */
static INT32 out_ssg; /* channel output CHENTER only for SSG */
static INT32 out_adpcma[4]; /* channel output NONE, LEFT, RIGHT or CENTER for ADPCM-A */
static UINT32 LFO_AM; /* runtime LFO calculations helper */
static INT32 LFO_PM; /* runtime LFO calculations helper */
/* log output level */
#define LOG_ERR 3 /* ERROR */
#define LOG_WAR 2 /* WARNING */
#define LOG_INF 1 /* INFORMATION */
#define LOG_LEVEL LOG_INF
#define LOG(n, x) if ((n) >= LOG_LEVEL) logerror x
#define Limit(val, max, min) \
{ \
if (val > max) val = max; \
else if (val < min) val = min; \
}
/*********************************************************************************************/
/* status set and IRQ handling */
INLINE void FM_STATUS_SET(FM_ST *ST, int flag)
{
/* set status flag */
ST->status |= flag;
if (!ST->irq && (ST->status & ST->irqmask))
{
ST->irq = 1;
/* callback user interrupt handler (IRQ is OFF to ON) */
(ST->IRQ_Handler)(1);
}
}
/* status reset and IRQ handling */
INLINE void FM_STATUS_RESET(FM_ST *ST, int flag)
{
/* reset status flag */
ST->status &= ~flag;
if (ST->irq && !(ST->status & ST->irqmask))
{
ST->irq = 0;
/* callback user interrupt handler (IRQ is ON to OFF) */
(ST->IRQ_Handler)(0);
}
}
/* IRQ mask set */
INLINE void FM_IRQMASK_SET(FM_ST *ST, int flag)
{
ST->irqmask = flag;
/* IRQ handling check */
FM_STATUS_SET(ST, 0);
FM_STATUS_RESET(ST, 0);
}
/* set algorithm connection */
static void setup_connection(FM_CH *CH, int ch)
{
INT32 *carrier = &out_fm[ch];
INT32 **om1 = &CH->connect1;
INT32 **om2 = &CH->connect3;
INT32 **oc1 = &CH->connect2;
INT32 **memc = &CH->mem_connect;
switch( CH->ALGO ){
case 0:
/* M1---C1---MEM---M2---C2---OUT */
*om1 = &c1;
*oc1 = &mem;
*om2 = &c2;
*memc= &m2;
break;
case 1:
/* M1------+-MEM---M2---C2---OUT */
/* C1-+ */
*om1 = &mem;
*oc1 = &mem;
*om2 = &c2;
*memc= &m2;
break;
case 2:
/* M1-----------------+-C2---OUT */
/* C1---MEM---M2-+ */
*om1 = &c2;
*oc1 = &mem;
*om2 = &c2;
*memc= &m2;
break;
case 3:
/* M1---C1---MEM------+-C2---OUT */
/* M2-+ */
*om1 = &c1;
*oc1 = &mem;
*om2 = &c2;
*memc= &c2;
break;
case 4:
/* M1---C1-+-OUT */
/* M2---C2-+ */
/* MEM: not used */
*om1 = &c1;
*oc1 = carrier;
*om2 = &c2;
*memc= &mem; /* store it anywhere where it will not be used */
break;
case 5:
/* +----C1----+ */
/* M1-+-MEM---M2-+-OUT */
/* +----C2----+ */
*om1 = 0; /* special mark */
*oc1 = carrier;
*om2 = carrier;
*memc= &m2;
break;
case 6:
/* M1---C1-+ */
/* M2-+-OUT */
/* C2-+ */
/* MEM: not used */
*om1 = &c1;
*oc1 = carrier;
*om2 = carrier;
*memc= &mem; /* store it anywhere where it will not be used */
break;
case 7:
/* M1-+ */
/* C1-+-OUT */
/* M2-+ */
/* C2-+ */
/* MEM: not used*/
*om1 = carrier;
*oc1 = carrier;
*om2 = carrier;
*memc= &mem; /* store it anywhere where it will not be used */
break;
}
CH->connect4 = carrier;
}
/* set detune & multiple */
INLINE void set_det_mul(FM_ST *ST, FM_CH *CH, FM_SLOT *SLOT, int v)
{
SLOT->mul = (v & 0x0f) ? (v & 0x0f) * 2 : 1;
SLOT->DT = ST->dt_tab[(v >> 4) & 7];
CH->SLOT[SLOT1].Incr = -1;
}
/* set total level */
INLINE void set_tl(FM_CH *CH,FM_SLOT *SLOT , int v)
{
SLOT->tl = (v & 0x7f) << (ENV_BITS - 7); /* 7bit TL */
}
/* set attack rate & key scale */
INLINE void set_ar_ksr(FM_CH *CH, FM_SLOT *SLOT, int v)
{
UINT8 old_KSR = SLOT->KSR;
SLOT->ar = (v&0x1f) ? 32 + ((v&0x1f)<<1) : 0;
SLOT->KSR = 3-(v>>6);
if (SLOT->KSR != old_KSR)
{
CH->SLOT[SLOT1].Incr=-1;
}
else
{
/* refresh Attack rate */
if ((SLOT->ar + SLOT->ksr) < 32+62)
{
SLOT->eg_sh_ar = eg_rate_shift [SLOT->ar + SLOT->ksr ];
SLOT->eg_sel_ar = eg_rate_select[SLOT->ar + SLOT->ksr ];
}
else
{
SLOT->eg_sh_ar = 0;
SLOT->eg_sel_ar = 17*RATE_STEPS;
}
}
}
/* set decay rate */
INLINE void set_dr(FM_SLOT *SLOT, int v)
{
SLOT->d1r = (v&0x1f) ? 32 + ((v&0x1f)<<1) : 0;
SLOT->eg_sh_d1r = eg_rate_shift [SLOT->d1r + SLOT->ksr];
SLOT->eg_sel_d1r= eg_rate_select[SLOT->d1r + SLOT->ksr];
}
/* set sustain rate */
INLINE void set_sr(FM_SLOT *SLOT, int v)
{
SLOT->d2r = (v & 0x1f) ? 32 + ((v & 0x1f) << 1) : 0;
SLOT->eg_sh_d2r = eg_rate_shift [SLOT->d2r + SLOT->ksr];
SLOT->eg_sel_d2r = eg_rate_select[SLOT->d2r + SLOT->ksr];
}
/* set release rate */
INLINE void set_sl_rr(FM_SLOT *SLOT,int v)
{
SLOT->sl = sl_table[v >> 4];
SLOT->rr = 34 + ((v & 0x0f) << 2);
SLOT->eg_sh_rr = eg_rate_shift [SLOT->rr + SLOT->ksr];
SLOT->eg_sel_rr = eg_rate_select[SLOT->rr + SLOT->ksr];
}
/* OPN Mode Register Write */
INLINE void set_timers(FM_ST *ST, int v)
{
/* b7 = CSM MODE */
/* b6 = 3 slot mode */
/* b5 = reset b */
/* b4 = reset a */
/* b3 = timer enable b */
/* b2 = timer enable a */
/* b1 = load b */
/* b0 = load a */
ST->mode = v;
/* reset Timer b flag */
if (v & 0x20)
FM_STATUS_RESET(ST, 0x02);
/* reset Timer a flag */
if (v & 0x10)
FM_STATUS_RESET(ST, 0x01);
/* load b */
if (v & 0x02)
{
if (ST->TBC == 0)
{
ST->TBC = (256 - ST->TB) << 4;
/* External timer handler */
(ST->Timer_Handler)(1, ST->TBC, ST->TimerBase);
}
}
else
{
/* stop timer b */
if (ST->TBC != 0)
{
ST->TBC = 0;
(ST->Timer_Handler)(1, 0, ST->TimerBase);
}
}
/* load a */
if (v & 0x01)
{
if (ST->TAC == 0)
{
ST->TAC = (1024 - ST->TA);
/* External timer handler */
(ST->Timer_Handler)(0, ST->TAC, ST->TimerBase);
}
}
else
{
/* stop timer a */
if (ST->TAC != 0)
{
ST->TAC = 0;
(ST->Timer_Handler)(0, 0, ST->TimerBase);
}
}
}
/* Timer A Overflow */
INLINE void TimerAOver(FM_ST *ST)
{
/* set status (if enabled) */
if (ST->mode & 0x04) FM_STATUS_SET(ST, 0x01);
/* clear or reload the counter */
ST->TAC = (1024 - ST->TA);
(ST->Timer_Handler)(0, ST->TAC, ST->TimerBase);
}
/* Timer B Overflow */
INLINE void TimerBOver(FM_ST *ST)
{
/* set status (if enabled) */
if (ST->mode & 0x08) FM_STATUS_SET(ST, 0x02);
/* clear or reload the counter */
ST->TBC = (256 - ST->TB) << 4;
(ST->Timer_Handler)(1, ST->TBC, ST->TimerBase);
}
INLINE UINT8 FM_STATUS_FLAG(FM_ST *ST)
{
if (ST->BusyExpire)
{
if ((ST->BusyExpire - FM_GET_TIME_NOW()) > 0)
return ST->status | 0x80; /* with busy */
/* expire */
ST->BusyExpire = 0;
}
return ST->status;
}
INLINE void FM_BUSY_SET(FM_ST *ST,int busyclock)
{
ST->BusyExpire = FM_GET_TIME_NOW() + (ST->TimerBase * busyclock);
}
#define FM_BUSY_CLEAR(ST) ((ST)->BusyExpire = 0)
INLINE void FM_KEYON(FM_CH *CH, int s)
{
FM_SLOT *SLOT = &CH->SLOT[s];
if (!SLOT->key)
{
SLOT->key = 1;
SLOT->phase = 0; /* restart Phase Generator */
SLOT->state = EG_ATT; /* phase -> Attack */
}
}
INLINE void FM_KEYOFF(FM_CH *CH, int s)
{
FM_SLOT *SLOT = &CH->SLOT[s];
if (SLOT->key)
{
SLOT->key = 0;
if (SLOT->state>EG_REL)
SLOT->state = EG_REL; /* phase -> Release */
}
}
INLINE INT32 op_calc(UINT32 phase, UINT32 env, INT32 pm)
{
UINT32 p;
p = (env << 3) + sin_tab[(((INT32)((phase & ~FREQ_MASK) + (pm << 15))) >> FREQ_SH) & SIN_MASK];
return (p >= TL_TAB_LEN) ? 0 : tl_tab[p];
}
INLINE INT32 op_calc1(UINT32 phase, UINT32 env, INT32 pm)
{
UINT32 p;
p = (env << 3) + sin_tab[(((INT32)((phase & ~FREQ_MASK) + pm )) >> FREQ_SH) & SIN_MASK];
return (p >= TL_TAB_LEN) ? 0 : tl_tab[p];
}
/* advance LFO to next sample */
INLINE void advance_lfo(FM_OPN *OPN)
{
UINT8 pos;
UINT8 prev_pos;
if (OPN->lfo_inc) /* LFO enabled ? */
{
prev_pos = OPN->lfo_cnt>>LFO_SH & 127;
OPN->lfo_cnt += OPN->lfo_inc;
pos = (OPN->lfo_cnt >> LFO_SH) & 127;
/* update AM when LFO output changes */
/*if (prev_pos != pos)*/
/* actually I can't optimize is this way without rewritting chan_calc()
to use chip->lfo_am instead of global lfo_am */
{
/* triangle */
/* AM: 0 to 126 step +2, 126 to 0 step -2 */
if (pos < 64)
LFO_AM = (pos & 63) * 2;
else
LFO_AM = 126 - ((pos & 63) * 2);
}
/* PM works with 4 times slower clock */
prev_pos >>= 2;
pos >>= 2;
/* update PM when LFO output changes */
/*if (prev_pos != pos)*/ /* can't use global lfo_pm for this optimization, must be chip->lfo_pm instead*/
{
LFO_PM = pos;
}
}
else
{
LFO_AM = 0;
LFO_PM = 0;
}
}
INLINE void advance_eg_channel(FM_OPN *OPN, FM_SLOT *SLOT)
{
unsigned int out;
unsigned int swap_flag = 0;
unsigned int i;
i = 4; /* four operators per channel */
do
{
switch (SLOT->state)
{
case EG_ATT: /* attack phase */
if (!(OPN->eg_cnt & ((1 << SLOT->eg_sh_ar) - 1)))
{
SLOT->volume += (~SLOT->volume *
(eg_inc[SLOT->eg_sel_ar + ((OPN->eg_cnt>>SLOT->eg_sh_ar) & 7)])
) >> 4;
if (SLOT->volume <= MIN_ATT_INDEX)
{
SLOT->volume = MIN_ATT_INDEX;
SLOT->state = EG_DEC;
}
}
break;
case EG_DEC: /* decay phase */
if (SLOT->ssg & 0x08) /* SSG EG type envelope selected */
{
if (!(OPN->eg_cnt & ((1 << SLOT->eg_sh_d1r) - 1)))
{
SLOT->volume += 4 * eg_inc[SLOT->eg_sel_d1r + ((OPN->eg_cnt >> SLOT->eg_sh_d1r) & 7)];
if (SLOT->volume >= SLOT->sl)
SLOT->state = EG_SUS;
}
}
else
{
if (!(OPN->eg_cnt & ((1 << SLOT->eg_sh_d1r) - 1)))
{
SLOT->volume += eg_inc[SLOT->eg_sel_d1r + ((OPN->eg_cnt >> SLOT->eg_sh_d1r) & 7)];
if (SLOT->volume >= SLOT->sl)
SLOT->state = EG_SUS;
}
}
break;
case EG_SUS: /* sustain phase */
if (SLOT->ssg & 0x08) /* SSG EG type envelope selected */
{
if (!(OPN->eg_cnt & ((1 << SLOT->eg_sh_d2r) - 1)))
{
SLOT->volume += 4 * eg_inc[SLOT->eg_sel_d2r + ((OPN->eg_cnt >> SLOT->eg_sh_d2r) & 7)];
if (SLOT->volume >= MAX_ATT_INDEX)
{
SLOT->volume = MAX_ATT_INDEX;
if (SLOT->ssg & 0x01) /* bit 0 = hold */
{
if (SLOT->ssgn & 1) /* have we swapped once ??? */
{
/* yes, so do nothing, just hold current level */
}
else
swap_flag = (SLOT->ssg & 0x02) | 1; /* bit 1 = alternate */
}
else
{
/* same as KEY-ON operation */
/* restart of the Phase Generator should be here,
only if AR is not maximum ??? */
/*SLOT->phase = 0;*/
/* phase -> Attack */
SLOT->state = EG_ATT;
swap_flag = (SLOT->ssg & 0x02); /* bit 1 = alternate */
}
}
}
}
else
{
if (!(OPN->eg_cnt & ((1 << SLOT->eg_sh_d2r) - 1)))
{
SLOT->volume += eg_inc[SLOT->eg_sel_d2r + ((OPN->eg_cnt >> SLOT->eg_sh_d2r) & 7)];
if (SLOT->volume >= MAX_ATT_INDEX)
{
SLOT->volume = MAX_ATT_INDEX;
/* do not change SLOT->state (verified on real chip) */
}
}
}
break;
case EG_REL: /* release phase */
if (!(OPN->eg_cnt & ((1 << SLOT->eg_sh_rr) - 1)))
{
SLOT->volume += eg_inc[SLOT->eg_sel_rr + ((OPN->eg_cnt >> SLOT->eg_sh_rr) & 7)];
if (SLOT->volume >= MAX_ATT_INDEX)
{
SLOT->volume = MAX_ATT_INDEX;
SLOT->state = EG_OFF;
}
}
break;
}
out = SLOT->tl + ((UINT32)SLOT->volume);
if ((SLOT->ssg & 0x08) && (SLOT->ssgn & 2)) /* negate output (changes come from alternate bit, init comes from attack bit) */
out ^= ((1 << ENV_BITS) - 1); /* 1023 */
/* we need to store the result here because we are going to change ssgn
in next instruction */
SLOT->vol_out = out;
SLOT->ssgn ^= swap_flag;
SLOT++;
i--;
} while (i);
}
#define volume_calc(OP) ((OP)->vol_out + (AM & (OP)->AMmask))
INLINE void chan_calc(FM_OPN *OPN, FM_CH *CH)
{
unsigned int eg_out;
UINT32 AM = LFO_AM >> CH->ams;
m2 = c1 = c2 = mem = 0;
*CH->mem_connect = CH->mem_value; /* restore delayed sample (MEM) value to m2 or c2 */
eg_out = volume_calc(&CH->SLOT[SLOT1]);
{
INT32 out = CH->op1_out[0] + CH->op1_out[1];
CH->op1_out[0] = CH->op1_out[1];
if (!CH->connect1)
{
/* algorithm 5 */
mem = c1 = c2 = CH->op1_out[0];
}
else
{
/* other algorithms */
*CH->connect1 += CH->op1_out[0];
}
CH->op1_out[1] = 0;
if (eg_out < ENV_QUIET) /* SLOT 1 */
{
if (!CH->FB)
out=0;
CH->op1_out[1] = op_calc1(CH->SLOT[SLOT1].phase, eg_out, (out << CH->FB));
}
}
eg_out = volume_calc(&CH->SLOT[SLOT3]);
if (eg_out < ENV_QUIET) /* SLOT 3 */
*CH->connect3 += op_calc(CH->SLOT[SLOT3].phase, eg_out, m2);
eg_out = volume_calc(&CH->SLOT[SLOT2]);
if (eg_out < ENV_QUIET) /* SLOT 2 */
*CH->connect2 += op_calc(CH->SLOT[SLOT2].phase, eg_out, c1);
eg_out = volume_calc(&CH->SLOT[SLOT4]);
if (eg_out < ENV_QUIET) /* SLOT 4 */
*CH->connect4 += op_calc(CH->SLOT[SLOT4].phase, eg_out, c2);
/* store current MEM */
CH->mem_value = mem;
/* update phase counters AFTER output calculations */
if(CH->pms)
{
/* add support for 3 slot mode */
UINT32 block_fnum = CH->block_fnum;
UINT32 fnum_lfo = ((block_fnum & 0x7f0) >> 4) * 32 * 8;
INT32 lfo_fn_table_index_offset = lfo_pm_table[fnum_lfo + CH->pms + LFO_PM];
if (lfo_fn_table_index_offset) /* LFO phase modulation active */
{
UINT8 blk;
UINT32 fn;
int kc,fc;
block_fnum = block_fnum*2 + lfo_fn_table_index_offset;
blk = (block_fnum & 0x7000) >> 12;
fn = block_fnum & 0xfff;
/* keyscale code */
kc = (blk << 2) | opn_fktable[fn >> 8];
/* phase increment counter */
fc = OPN->fn_table[fn] >> (7 - blk);
CH->SLOT[SLOT1].phase += ((fc + CH->SLOT[SLOT1].DT[kc]) * CH->SLOT[SLOT1].mul) >> 1;
CH->SLOT[SLOT2].phase += ((fc + CH->SLOT[SLOT2].DT[kc]) * CH->SLOT[SLOT2].mul) >> 1;
CH->SLOT[SLOT3].phase += ((fc + CH->SLOT[SLOT3].DT[kc]) * CH->SLOT[SLOT3].mul) >> 1;
CH->SLOT[SLOT4].phase += ((fc + CH->SLOT[SLOT4].DT[kc]) * CH->SLOT[SLOT4].mul) >> 1;
}
else /* LFO phase modulation = zero */
{
CH->SLOT[SLOT1].phase += CH->SLOT[SLOT1].Incr;
CH->SLOT[SLOT2].phase += CH->SLOT[SLOT2].Incr;
CH->SLOT[SLOT3].phase += CH->SLOT[SLOT3].Incr;
CH->SLOT[SLOT4].phase += CH->SLOT[SLOT4].Incr;
}
}
else /* no LFO phase modulation */
{
CH->SLOT[SLOT1].phase += CH->SLOT[SLOT1].Incr;
CH->SLOT[SLOT2].phase += CH->SLOT[SLOT2].Incr;
CH->SLOT[SLOT3].phase += CH->SLOT[SLOT3].Incr;
CH->SLOT[SLOT4].phase += CH->SLOT[SLOT4].Incr;
}
}
/* update phase increment and envelope generator */
INLINE void refresh_fc_eg_slot(FM_SLOT *SLOT ,int fc ,int kc)
{
int ksr;
/* (frequency) phase increment counter */
SLOT->Incr = ((fc + SLOT->DT[kc]) * SLOT->mul) >> 1;
ksr = kc >> SLOT->KSR;
if (SLOT->ksr != ksr)
{
SLOT->ksr = ksr;
/* calculate envelope generator rates */
if ((SLOT->ar + SLOT->ksr) < 32 + 62)
{
SLOT->eg_sh_ar = eg_rate_shift [SLOT->ar + SLOT->ksr];
SLOT->eg_sel_ar = eg_rate_select[SLOT->ar + SLOT->ksr];
}
else
{
SLOT->eg_sh_ar = 0;
SLOT->eg_sel_ar = 17 * RATE_STEPS;
}
SLOT->eg_sh_d1r = eg_rate_shift [SLOT->d1r + SLOT->ksr];
SLOT->eg_sel_d1r= eg_rate_select[SLOT->d1r + SLOT->ksr];
SLOT->eg_sh_d2r = eg_rate_shift [SLOT->d2r + SLOT->ksr];
SLOT->eg_sel_d2r= eg_rate_select[SLOT->d2r + SLOT->ksr];
SLOT->eg_sh_rr = eg_rate_shift [SLOT->rr + SLOT->ksr];
SLOT->eg_sel_rr = eg_rate_select[SLOT->rr + SLOT->ksr];
}
}
/* update phase increment counters */
INLINE void refresh_fc_eg_chan(FM_CH *CH)
{
if (CH->SLOT[SLOT1].Incr == -1)
{
int fc = CH->fc;
int kc = CH->kcode;
refresh_fc_eg_slot(&CH->SLOT[SLOT1], fc, kc);
refresh_fc_eg_slot(&CH->SLOT[SLOT2], fc, kc);
refresh_fc_eg_slot(&CH->SLOT[SLOT3], fc, kc);
refresh_fc_eg_slot(&CH->SLOT[SLOT4], fc, kc);
}
}
/* initialize time tables */
static void init_timetables(FM_ST *ST, const UINT8 *dttable)
{
int i, d;
double rate;
/* DeTune table */
for (d = 0; d <= 3; d++)
{
for (i = 0; i <= 31; i++)
{
rate = ((double)dttable[d * 32 + i]) * SIN_LEN * ST->freqbase * (1 << FREQ_SH) / ((double)(1 << 20));
ST->dt_tab[d][i] = (INT32)rate;
ST->dt_tab[d + 4][i] = -ST->dt_tab[d][i];
}
}
}
static void reset_channels(FM_ST *ST, FM_CH *CH, int channels)
{
int ch, slot;
ST->mode = 0; /* normal mode */
ST->TA = 0;
ST->TAC = 0;
ST->TB = 0;
ST->TBC = 0;
for (ch = 0; ch < channels ; ch++)
{
CH[ch].fc = 0;
for (slot = 0; slot < 4; slot++)
{
CH[ch].SLOT[slot].ssg = 0;
CH[ch].SLOT[slot].ssgn = 0;
CH[ch].SLOT[slot].state= EG_OFF;
CH[ch].SLOT[slot].volume = MAX_ATT_INDEX;
CH[ch].SLOT[slot].vol_out= MAX_ATT_INDEX;
}
}
}
/* initialize generic tables */
static void OPNInitTable(void)
{
INT32 i, x;
INT32 n;
double o, m;
for (x = 0; x < TL_RES_LEN; x++)
{
m = (1 << 16) / pow(2, (x + 1) * (ENV_STEP / 4.0) / 8.0);
m = floor(m);
/* we never reach (1<<16) here due to the (x+1) */
/* result fits within 16 bits at maximum */
n = (int)m; /* 16 bits here */
n >>= 4; /* 12 bits here */
n = (n & 1) ? (n >> 1) + 1 : (n >> 1); /* 11 bits here (rounded) */
n <<= 2; /* 13 bits here (as in real chip) */
tl_tab[x * 2 + 0] = n;
tl_tab[x * 2 + 1] = -tl_tab[x * 2 + 0];
for (i = 1; i < 13; i++)
{
tl_tab[x * 2 + 0 + i * 2 * TL_RES_LEN] = tl_tab[x * 2 + 0] >> i;
tl_tab[x * 2 + 1 + i * 2 * TL_RES_LEN] = -tl_tab[x * 2 + 0 + i * 2 * TL_RES_LEN];
}
}
for (i = 0; i < SIN_LEN; i++)
{
/* non-standard sinus */
m = sin(((i * 2) + 1) * PI / SIN_LEN); /* checked against the real chip */
/* we never reach zero here due to ((i*2)+1) */
if (m > 0.0)
o = 8 * log(1.0 / m) / log(2); /* convert to 'decibels' */
else
o = 8 * log(-1.0 / m) / log(2); /* convert to 'decibels' */
o = o / (ENV_STEP / 4);
n = (int)(2.0 * o);
n = (n & 1) ? (n >> 1) + 1 : (n >> 1); /* round to nearest */
sin_tab[i] = n * 2 + (m >= 0.0 ? 0 : 1);
}
/* build LFO PM modulation table */
for (i = 0; i < 8; i++) /* 8 PM depths */
{
UINT8 fnum;
for (fnum = 0; fnum < 128; fnum++) /* 7 bits meaningful of F-NUMBER */
{
UINT8 value;
UINT8 step;
UINT32 offset_depth = i;
UINT32 offset_fnum_bit;
UINT32 bit_tmp;
for (step = 0; step < 8; step++)
{
value = 0;
for (bit_tmp = 0; bit_tmp < 7; bit_tmp++) /* 7 bits */
{
if (fnum & (1 << bit_tmp)) /* only if bit "bit_tmp" is set */
{
offset_fnum_bit = bit_tmp * 8;
value += lfo_pm_output[offset_fnum_bit + offset_depth][step];
}
}
lfo_pm_table[(fnum * 32 * 8) + (i * 32) + step + 0] = value;
lfo_pm_table[(fnum * 32 * 8) + (i * 32) + (step ^ 7) + 8] = value;
lfo_pm_table[(fnum * 32 * 8) + (i * 32) + step + 16] = -value;
lfo_pm_table[(fnum * 32 * 8) + (i * 32) + (step ^ 7) + 24] = -value;
}
}
}
}
/* CSM Key Controll */
INLINE void CSMKeyControll(FM_CH *CH)
{
/* this is wrong, atm */
/* all key on */
FM_KEYON(CH, SLOT1);
FM_KEYON(CH, SLOT2);
FM_KEYON(CH, SLOT3);
FM_KEYON(CH, SLOT4);
}
/* prescaler set (and make time tables) */
static void OPNSetPres(FM_OPN *OPN, int pres, int TimerPres, int SSGpres)
{
int i;
/* frequency base */
OPN->ST.freqbase = (OPN->ST.rate) ? ((double)OPN->ST.clock / OPN->ST.rate) / pres : 0;
OPN->eg_timer_add = (1 << EG_SH) * OPN->ST.freqbase;
OPN->eg_timer_overflow = 3 * (1 << EG_SH);
/* Timer base time */
OPN->ST.TimerBase = 1.0 / ((double)OPN->ST.clock / (double)TimerPres);
/* SSG part prescaler set */
if (SSGpres)
SSG.step = ((double)SSG_STEP * OPN->ST.rate * 8) / (OPN->ST.clock * 2 / SSGpres);
/* make time tables */
init_timetables(&OPN->ST, dt_tab);
/* there are 2048 FNUMs that can be generated using FNUM/BLK registers
but LFO works with one more bit of a precision so we really need 4096 elements */
/* calculate fnumber -> increment counter table */
for (i = 0; i < 4096; i++)
{
/* freq table for octave 7 */
/* OPN phase increment counter = 20bit */
OPN->fn_table[i] = (UINT32)((double)i * 32 * OPN->ST.freqbase * (1 << (FREQ_SH - 10))); /* -10 because chip works with 10.10 fixed point, while we use 16.16 */
}
/* LFO freq. table */
for (i = 0; i < 8; i++)
{
/* Amplitude modulation: 64 output levels (triangle waveform); 1 level lasts for one of "lfo_samples_per_step" samples */
/* Phase modulation: one entry from lfo_pm_output lasts for one of 4 * "lfo_samples_per_step" samples */
OPN->lfo_freq[i] = (1.0 / lfo_samples_per_step[i]) * (1 << LFO_SH) * OPN->ST.freqbase;
}
}
/* write a OPN mode register 0x20-0x2f */
static void OPNWriteMode(FM_OPN *OPN, int r, int v)
{
UINT8 ch;
FM_CH *CH;
switch (r)
{
case 0x21: /* Test */
break;
case 0x22: /* LFO FREQ (YM2608/YM2610/YM2610B/YM2612) */
OPN->lfo_inc = (v & 0x08) ? OPN->lfo_freq[v & 7] : 0;
break;
case 0x24: /* timer A High 8*/
OPN->ST.TA = (OPN->ST.TA & 0x03) | ((int)v << 2);
break;
case 0x25: /* timer A Low 2*/
OPN->ST.TA = (OPN->ST.TA & 0x3fc) | (v & 3);
break;
case 0x26: /* timer B */
OPN->ST.TB = v;
break;
case 0x27: /* mode, timer controll */
set_timers(&OPN->ST, v);
break;
case 0x28: /* key on / off */
ch = v & 0x03;
if (ch == 3) break;
if (v & 0x04) ch += 3;
CH = OPN->P_CH;
CH = &CH[ch];
/* csm mode */
if (v & 0x10) FM_KEYON(CH, SLOT1); else FM_KEYOFF(CH, SLOT1);
if (v & 0x20) FM_KEYON(CH, SLOT2); else FM_KEYOFF(CH, SLOT2);
if (v & 0x40) FM_KEYON(CH, SLOT3); else FM_KEYOFF(CH, SLOT3);
if (v & 0x80) FM_KEYON(CH, SLOT4); else FM_KEYOFF(CH, SLOT4);
break;
}
}
/* write a OPN register (0x30-0xff) */
static void OPNWriteReg(FM_OPN *OPN, int r, int v)
{
FM_CH *CH;
FM_SLOT *SLOT;
UINT8 ch = OPN_CHAN(r);
/* 0x30 - 0xff */
if (ch == 3) return; /* 0xX3, 0xX7, 0xXB, 0xXF */
if (r >= 0x100) ch += 3;
CH = OPN->P_CH;
CH = &CH[ch];
SLOT = &CH->SLOT[OPN_SLOT(r)];
switch (r & 0xf0)
{
case 0x30: /* DET, MUL */
set_det_mul(&OPN->ST, CH, SLOT, v);
break;
case 0x40: /* TL */
set_tl(CH,SLOT, v);
break;
case 0x50: /* KS, AR */
set_ar_ksr(CH, SLOT, v);
break;
case 0x60: /* bit7 = AM ENABLE, DR */
set_dr(SLOT, v);
SLOT->AMmask = (v & 0x80) ? ~0: 0;
break;
case 0x70: /* SR */
set_sr(SLOT, v);
break;
case 0x80: /* SL, RR */
set_sl_rr(SLOT, v);
break;
case 0x90: /* SSG-EG */
SLOT->ssg = v & 0x0f;
SLOT->ssgn = (v & 0x04) >> 1; /* bit 1 in ssgn = attack */
/* SSG-EG envelope shapes :
E AtAlH
1 0 0 0 \\\\
1 0 0 1 \___
1 0 1 0 \/\/
___
1 0 1 1 \
1 1 0 0 ////
___
1 1 0 1 /
1 1 1 0 /\/\
1 1 1 1 /___
E = SSG-EG enable
The shapes are generated using Attack, Decay and Sustain phases.
Each single character in the diagrams above represents this whole
sequence:
- when KEY-ON = 1, normal Attack phase is generated (*without* any
difference when compared to normal mode),
- later, when envelope level reaches minimum level (max volume),
the EG switches to Decay phase (which works with bigger steps
when compared to normal mode - see below),
- later when envelope level passes the SL level,
the EG swithes to Sustain phase (which works with bigger steps
when compared to normal mode - see below),
- finally when envelope level reaches maximum level (min volume),
the EG switches to Attack phase again (depends on actual waveform).
Important is that when switch to Attack phase occurs, the phase counter
of that operator will be zeroed-out (as in normal KEY-ON) but not always.
(I havent found the rule for that - perhaps only when the output level is low)
The difference (when compared to normal Envelope Generator mode) is
that the resolution in Decay and Sustain phases is 4 times lower;
this results in only 256 steps instead of normal 1024.
In other words:
when SSG-EG is disabled, the step inside of the EG is one,
when SSG-EG is enabled, the step is four (in Decay and Sustain phases).
Times between the level changes are the same in both modes.
Important:
Decay 1 Level (so called SL) is compared to actual SSG-EG output, so
it is the same in both SSG and no-SSG modes, with this exception:
when the SSG-EG is enabled and is generating raising levels
(when the EG output is inverted) the SL will be found at wrong level !!!
For example, when SL=02:
0 -6 = -6dB in non-inverted EG output
96-6 = -90dB in inverted EG output
Which means that EG compares its level to SL as usual, and that the
output is simply inverted afterall.
The Yamaha's manuals say that AR should be set to 0x1f (max speed).
That is not necessary, but then EG will be generating Attack phase.
*/
break;
case 0xa0:
switch (OPN_SLOT(r))
{
case 0: /* 0xa0-0xa2 : FNUM1 */
{
UINT32 fn = ((UINT32)(OPN->ST.fn_h & 7) << 8) + v;
UINT8 blk = OPN->ST.fn_h >> 3;
/* keyscale code */
CH->kcode = (blk << 2) | opn_fktable[fn >> 7];
/* phase increment counter */
CH->fc = OPN->fn_table[fn * 2] >> (7 - blk);
/* store fnum in clear form for LFO PM calculations */
CH->block_fnum = (blk << 11) | fn;
CH->SLOT[SLOT1].Incr = -1;
}
break;
case 1: /* 0xa4-0xa6 : FNUM2, BLK */
OPN->ST.fn_h = v & 0x3f;
break;
case 2: /* 0xa8-0xaa : 3CH FNUM1 */
if (r < 0x100)
{
UINT32 fn = ((UINT32)(OPN->SL3.fn_h & 7) << 8) + v;
UINT8 blk = OPN->SL3.fn_h >> 3;
/* keyscale code */
OPN->SL3.kcode[ch]= (blk << 2) | opn_fktable[fn >> 7];
/* phase increment counter */
OPN->SL3.fc[ch] = OPN->fn_table[fn * 2] >> (7 - blk);
OPN->SL3.block_fnum[ch] = fn;
OPN->P_CH[2].SLOT[SLOT1].Incr = -1;
}
break;
case 3: /* 0xac-0xae : 3CH FNUM2, BLK */
if (r < 0x100)
OPN->SL3.fn_h = v & 0x3f;
break;
}
break;
case 0xb0:
switch (OPN_SLOT(r))
{
case 0: /* 0xb0-0xb2 : FB, ALGO */
{
int feedback = (v >> 3) & 7;
CH->ALGO = v & 7;
CH->FB = feedback ? feedback + 6 : 0;
setup_connection(CH, ch);
}
break;
case 1: /* 0xb4-0xb6 : L, R, AMS, PMS (YM2612/YM2610B/YM2610/YM2608) */
{
/* b0-2 PMS */
CH->pms = (v & 7) * 32; /* CH->pms = PM depth * 32 (index in lfo_pm_table) */
/* b4-5 AMS */
CH->ams = lfo_ams_depth_shift[(v >> 4) & 0x03];
/* PAN : b7 = L, b6 = R */
OPN->pan[ch * 2 ] = (v & 0x80) ? ~0 : 0;
OPN->pan[ch * 2 + 1] = (v & 0x40) ? ~0 : 0;
}
break;
}
break;
}
}
/*********************************************************************************************/
/* SSG */
static void _SSGWriteReg(int r, int v)
{
int old;
YM2610.regs[r] = v;
switch (r)
{
case 0x00: case 0x02: case 0x04: /* Channel A/B/C Fine Tune */
case 0x01: case 0x03: case 0x05: /* Channel A/B/C Coarse */
{
int ch = r >> 1;
r &= ~1;
YM2610.regs[r + 1] &= 0x0f;
old = SSG.period[ch];
SSG.period[ch] = (YM2610.regs[r] + 256 * YM2610.regs[r + 1]) * SSG.step;
if (SSG.period[ch] == 0) SSG.period[ch] = SSG.step;
SSG.count[ch] += SSG.period[ch] - old;
if (SSG.count[ch] <= 0) SSG.count[ch] = 1;
}
break;
case 0x06: /* Noise percent */
YM2610.regs[SSG_NOISEPER] &= 0x1f;
old = SSG.PeriodN;
SSG.PeriodN = YM2610.regs[SSG_NOISEPER] * SSG.step;
if (SSG.PeriodN == 0) SSG.PeriodN = SSG.step;
SSG.CountN += SSG.PeriodN - old;
if (SSG.CountN <= 0) SSG.CountN = 1;
break;
case 0x07: /* Enable */
SSG.lastEnable = YM2610.regs[SSG_ENABLE];
break;
case 0x08: case 0x09: case 0x0a: /* Channel A/B/C Volume */
{
int ch = r & 3;
YM2610.regs[r] &= 0x1f;
SSG.envelope[ch] = YM2610.regs[r] & 0x10;
SSG.vol[ch] = SSG.envelope[ch] ? SSG.VolE : SSG.vol_table[YM2610.regs[r] ? YM2610.regs[r] * 2 + 1 : 0];
}
break;
case SSG_EFINE: // Envelope Fine
case SSG_ECOARSE: // Envelope Coarse
old = SSG.PeriodE;
SSG.PeriodE = (YM2610.regs[SSG_EFINE] + 256 * YM2610.regs[SSG_ECOARSE]) * SSG.step;
if (SSG.PeriodE == 0) SSG.PeriodE = SSG.step / 2;
SSG.CountE += SSG.PeriodE - old;
if (SSG.CountE <= 0) SSG.CountE = 1;
break;
case SSG_ESHAPE: // Envelope Shapes
YM2610.regs[SSG_ESHAPE] &= 0x0f;
SSG.attack = (YM2610.regs[SSG_ESHAPE] & 0x04) ? 0x1f : 0x00;
if ((YM2610.regs[SSG_ESHAPE] & 0x08) == 0)
{
/* if Continue = 0, map the shape to the equivalent one which has Continue = 1 */
SSG.hold = 1;
SSG.alternate = SSG.attack;
}
else
{
SSG.hold = YM2610.regs[SSG_ESHAPE] & 0x01;
SSG.alternate = YM2610.regs[SSG_ESHAPE] & 0x02;
}
SSG.CountE = SSG.PeriodE;
SSG.count_env = 0x1f;
SSG.holding = 0;
SSG.VolE = SSG.vol_table[SSG.count_env ^ SSG.attack];
if (SSG.envelope[0]) SSG.vol[0] = SSG.VolE;
if (SSG.envelope[1]) SSG.vol[1] = SSG.VolE;
if (SSG.envelope[2]) SSG.vol[2] = SSG.VolE;
break;
case SSG_PORTA: // Port A
case SSG_PORTB: // Port B
break;
}
}
static int SSG_CALC(int outn)
{
int ch;
int vol[3];
int left;
/* vola, volb and volc keep track of how long each square wave stays */
/* in the 1 position during the sample period. */
vol[0] = vol[1] = vol[2] = 0;
left = SSG_STEP;
do
{
int nextevent;
nextevent = (SSG.CountN < left) ? SSG.CountN : left;
for (ch = 0; ch < 3; ch++)
{
if (outn & (0x08 << ch))
{
if (SSG.output[ch]) vol[ch] += SSG.count[ch];
SSG.count[ch] -= nextevent;
while (SSG.count[ch] <= 0)
{
SSG.count[ch] += SSG.period[ch];
if (SSG.count[ch] > 0)
{
SSG.output[ch] ^= 1;
if (SSG.output[ch]) vol[ch] += SSG.period[ch];
break;
}
SSG.count[ch] += SSG.period[ch];
vol[ch] += SSG.period[ch];
}
if (SSG.output[ch]) vol[ch] -= SSG.count[ch];
}
else
{
SSG.count[ch] -= nextevent;
while (SSG.count[ch] <= 0)
{
SSG.count[ch] += SSG.period[ch];
if (SSG.count[ch] > 0)
{
SSG.output[ch] ^= 1;
break;
}
SSG.count[ch] += SSG.period[ch];
}
}
}
SSG.CountN -= nextevent;
if (SSG.CountN <= 0)
{
/* Is noise output going to change? */
if ((SSG.RNG + 1) & 2) /* (bit0^bit1)? */
{
SSG.OutputN = ~SSG.OutputN;
outn = (SSG.OutputN | YM2610.regs[SSG_ENABLE]);
}
if (SSG.RNG & 1) SSG.RNG ^= 0x24000;
SSG.RNG >>= 1;
SSG.CountN += SSG.PeriodN;
}
left -= nextevent;
} while (left > 0);
/* update envelope */
if (SSG.holding == 0)
{
SSG.CountE -= SSG_STEP;
if (SSG.CountE <= 0)
{
do
{
SSG.count_env--;
SSG.CountE += SSG.PeriodE;
} while (SSG.CountE <= 0);
/* check envelope current position */
if (SSG.count_env < 0)
{
if (SSG.hold)
{
if (SSG.alternate)
SSG.attack ^= 0x1f;
SSG.holding = 1;
SSG.count_env = 0;
}
else
{
/* if count_env has looped an odd number of times (usually 1), */
/* invert the output. */
if (SSG.alternate && (SSG.count_env & 0x20))
SSG.attack ^= 0x1f;
SSG.count_env &= 0x1f;
}
}
SSG.VolE = SSG.vol_table[SSG.count_env ^ SSG.attack];
/* reload volume */
if (SSG.envelope[0]) SSG.vol[0] = SSG.VolE;
if (SSG.envelope[1]) SSG.vol[1] = SSG.VolE;
if (SSG.envelope[2]) SSG.vol[2] = SSG.VolE;
}
}
out_ssg = (((vol[0] * SSG.vol[0]) + (vol[1] * SSG.vol[1]) + (vol[2] * SSG.vol[2])) / SSG_STEP) / 3;
return outn;
}
static void SSG_init_table(void)
{
int i;
double out;
/* calculate the volume->voltage conversion table */
/* The AY-3-8910 has 16 levels, in a logarithmic scale (3dB per step) */
/* The YM2149 still has 16 levels for the tone generators, but 32 for */
/* the envelope generator (1.5dB per step). */
out = SSG_MAX_OUTPUT;
for (i = 31; i > 0; i--)
{
SSG.vol_table[i] = out + 0.5; /* round to nearest */
out /= 1.188502227; /* = 10 ^ (1.5/20) = 1.5dB */
}
SSG.vol_table[0] = 0;
}
INLINE void SSG_write(int r, int v)
{
if (r == SSG_ESHAPE || YM2610.regs[r] != v)
{
/* update the output buffer before changing the register */
YM2610UpdateRequest();
}
_SSGWriteReg(r, v);
}
/*********************************************************************************************/
/**** YM2610 ADPCM-A defines ****/
#define ADPCM_SHIFT (16) /* frequency step rate */
#define ADPCMA_ADDRESS_SHIFT 8 /* adpcm A address shift */
static UINT8 *pcmbufA;
static UINT32 pcmsizeA;
/* Algorithm and tables verified on real YM2610 */
/* usual ADPCM table (16 * 1.1^N) */
static const int steps[49] =
{
16, 17, 19, 21, 23, 25, 28,
31, 34, 37, 41, 45, 50, 55,
60, 66, 73, 80, 88, 97, 107,
118, 130, 143, 157, 173, 190, 209,
230, 253, 279, 307, 337, 371, 408,
449, 494, 544, 598, 658, 724, 796,
876, 963, 1060, 1166, 1282, 1411, 1552
};
/* different from the usual ADPCM table */
static const int step_inc[8] = { -1*16, -1*16, -1*16, -1*16, 2*16, 5*16, 7*16, 9*16 };
/* speedup purposes only */
static int jedi_table[49 * 16];
static void OPNB_ADPCMA_init_table(void)
{
int step, nib;
for (step = 0; step < 49; step++)
{
/* loop over all nibbles and compute the difference */
for (nib = 0; nib < 16; nib++)
{
int value = (2 * (nib & 0x07) + 1) * steps[step] / 8;
jedi_table[step * 16 + nib] = (nib & 0x08) ? -value : value;
}
}
}
/* ADPCM A (Non control type) : calculate one channel output */
INLINE void OPNB_ADPCMA_calc_chan(ADPCMA *ch)
{
UINT32 step;
UINT8 data;
ch->now_step += ch->step;
if (ch->now_step >= (1 << ADPCM_SHIFT))
{
step = ch->now_step >> ADPCM_SHIFT;
ch->now_step &= (1 << ADPCM_SHIFT) - 1;
do
{
/* end check */
/* 11-06-2001 JB: corrected comparison. Was > instead of == */
/* YM2610 checks lower 20 bits only, the 4 MSB bits are sample bank */
/* Here we use 1<<21 to compensate for nibble calculations */
if ((ch->now_addr & ((1 << 21) - 1)) == ((ch->end << 1) & ((1 << 21) - 1)))
{
ch->flag = 0;
YM2610.adpcm_arrivedEndAddress |= ch->flagMask;
return;
}
if (ch->now_addr & 1)
{
data = ch->now_data & 0x0f;
}
else
{
ch->now_data = *(pcmbufA + (ch->now_addr >> 1));
data = (ch->now_data >> 4) & 0x0f;
}
ch->now_addr++;
ch->adpcma_acc += jedi_table[ch->adpcma_step + data];
/* extend 12-bit signed int */
if (ch->adpcma_acc & ~0x7ff)
ch->adpcma_acc |= ~0xfff;
else
ch->adpcma_acc &= 0xfff;
ch->adpcma_step += step_inc[data & 7];
Limit(ch->adpcma_step, 48*16, 0*16);
} while (--step);
/* multiply, shift and mask out 2 LSB bits */
ch->adpcma_out = ((ch->adpcma_acc * ch->vol_mul) >> ch->vol_shift) & ~3;
}
/* output for work of output channels (out_adpcma[OPNxxxx]) */
*ch->pan += ch->adpcma_out;
}
/* ADPCM type A Write */
static void OPNB_ADPCMA_write(int r, int v)
{
ADPCMA *adpcma = YM2610.adpcma;
UINT8 ch = r & 0x07;
YM2610.regs[r] = v; /* stock data */
switch (r)
{
case 0x100: /* DM,--,C5,C4,C3,C2,C1,C0 */
/* YM2610.port1state = v&0xff; */
if (!(v & 0x80))
{
/* KEY ON */
for (ch = 0; ch < 6; ch++)
{
if ((v >> ch) & 1)
{
/**** start adpcm ****/
adpcma[ch].step = (UINT32)((float)(1 << ADPCM_SHIFT) * ((float)YM2610.OPN.ST.freqbase) / 3.0);
adpcma[ch].now_addr = adpcma[ch].start << 1;
adpcma[ch].now_step = 0;
adpcma[ch].adpcma_acc = 0;
adpcma[ch].adpcma_step = 0;
adpcma[ch].adpcma_out = 0;
adpcma[ch].flag = 1;
if (!pcmbufA)
{
/* Check ROM Mapped */
logerror("YM2610: ADPCM-A rom not mapped\n");
adpcma[ch].flag = 0;
}
else
{
if (adpcma[ch].end >= pcmsizeA)
{
/* Check End in Range */
logerror("YM2610: ADPCM-A end out of range: $%08x\n", adpcma[ch].end);
/* adpcma[ch].end = pcmsizeA - 1; */ /* JB: DO NOT uncomment this, otherwise you will break the comparison in the ADPCM_CALC_CHA() */
}
if (adpcma[ch].start >= pcmsizeA) /* Check Start in Range */
{
logerror("YM2610: ADPCM-A start out of range: $%08x\n", adpcma[ch].start);
adpcma[ch].flag = 0;
}
}
}
}
}
else
{
/* KEY OFF */
for (ch = 0; ch < 6; ch++)
{
if ((v >> ch) & 1)
adpcma[ch].flag = 0;
}
}
break;
case 0x101: /* B0-5 = TL */
YM2610.adpcmaTL = (v & 0x3f) ^ 0x3f;
for (ch = 0; ch < 6; ch++)
{
int volume = YM2610.adpcmaTL + adpcma[ch].IL;
if (volume >= 63) /* This is correct, 63 = quiet */
{
adpcma[ch].vol_mul = 0;
adpcma[ch].vol_shift = 0;
}
else
{
adpcma[ch].vol_mul = 15 - (volume & 7); /* so called 0.75 dB */
adpcma[ch].vol_shift = 1 + (volume >> 3); /* Yamaha engineers used the approximation: each -6 dB is close to divide by two (shift right) */
}
/* calc pcm * volume data */
adpcma[ch].adpcma_out = ((adpcma[ch].adpcma_acc * adpcma[ch].vol_mul) >> adpcma[ch].vol_shift) & ~3; /* multiply, shift and mask out low 2 bits */
}
break;
default:
if (ch >= 0x06) return;
switch (r & 0x138)
{
case 0x108: /* B7=L, B6=R, B4-0=IL */
{
int volume;
adpcma[ch].IL = (v & 0x1f) ^ 0x1f;
volume = YM2610.adpcmaTL + adpcma[ch].IL;
if (volume >= 63) /* This is correct, 63 = quiet */
{
adpcma[ch].vol_mul = 0;
adpcma[ch].vol_shift = 0;
}
else
{
adpcma[ch].vol_mul = 15 - (volume & 7); /* so called 0.75 dB */
adpcma[ch].vol_shift = 1 + (volume >> 3); /* Yamaha engineers used the approximation: each -6 dB is close to divide by two (shift right) */
}
adpcma[ch].pan = &out_adpcma[(v >> 6) & 0x03];
/* calc pcm * volume data */
adpcma[ch].adpcma_out = ((adpcma[ch].adpcma_acc * adpcma[ch].vol_mul) >> adpcma[ch].vol_shift) & ~3; /* multiply, shift and mask out low 2 bits */
}
break;
case 0x110:
case 0x118:
adpcma[ch].start = ((YM2610.regs[0x118 + ch] * 0x100) + YM2610.regs[0x110 + ch]) << ADPCMA_ADDRESS_SHIFT;
break;
case 0x120:
case 0x128:
adpcma[ch].end = ((YM2610.regs[0x128 + ch] * 0x100) + YM2610.regs[0x120 + ch]) << ADPCMA_ADDRESS_SHIFT;
adpcma[ch].end += (1 << ADPCMA_ADDRESS_SHIFT) - 1;
break;
}
}
}
/*********************************************************************************************/
int ssg_playing = 0;
/* YM2610(OPNB) */
/* Generate samples for one of the YM2610s */
void YM2610Update(INT16 **buffer, int length)
{
FM_OPN *OPN = &YM2610.OPN;
int i, j, outn, lt, rt;
FMSAMPLE *bufL, *bufR;
FM_CH *cch[6];
int update = 1;
ssg_playing = 0;
if ((driver_flag & LOADING_TYPE1) && cdrom_loading_state != CDROM_IDLE)
update = 0;
if (!update)
{
/* reset SSG section */
SSG.RNG = 1;
SSG.output[0] = 0;
SSG.output[1] = 0;
SSG.output[2] = 0;
SSG.OutputN = 0xff;
SSG.lastEnable = -1;
for (i = 0; i < SSG_PORTA; i++)
_SSGWriteReg(i, 0);
}
/* buffer setup */
bufL = buffer[0];
bufR = buffer[1];
cch[0] = &YM2610.CH[1];
cch[1] = &YM2610.CH[2];
cch[2] = &YM2610.CH[4];
cch[3] = &YM2610.CH[5];
/* update frequency counter */
refresh_fc_eg_chan(cch[0]);
if (OPN->ST.mode & 0xc0)
{
/* 3SLOT MODE */
if (cch[1]->SLOT[SLOT1].Incr == -1)
{
/* 3 slot mode */
refresh_fc_eg_slot(&cch[1]->SLOT[SLOT1], OPN->SL3.fc[1], OPN->SL3.kcode[1]);
refresh_fc_eg_slot(&cch[1]->SLOT[SLOT2], OPN->SL3.fc[2], OPN->SL3.kcode[2]);
refresh_fc_eg_slot(&cch[1]->SLOT[SLOT3], OPN->SL3.fc[0], OPN->SL3.kcode[0]);
refresh_fc_eg_slot(&cch[1]->SLOT[SLOT4], cch[1]->fc, cch[1]->kcode);
}
}
else
refresh_fc_eg_chan(cch[1]);
refresh_fc_eg_chan(cch[2]);
refresh_fc_eg_chan(cch[3]);
/* calc SSG count */
for (i = 0; i < 3; i++)
{
if (YM2610.regs[SSG_ENABLE] & (0x01 << i))
{
if (SSG.count[i] <= length * SSG_STEP)
SSG.count[i] += length * SSG_STEP;
SSG.output[i] = 1;
}
else if (YM2610.regs[0x08 + i] == 0)
{
if (SSG.count[i] <= length * SSG_STEP)
SSG.count[i] += length * SSG_STEP;
}
}
/* for the noise channel we must not touch OutputN - it's also not necessary */
/* since we use outn. */
if ((YM2610.regs[SSG_ENABLE] & 0x38) == 0x38) /* all off */
{
if (SSG.CountN <= length * SSG_STEP)
SSG.CountN += length * SSG_STEP;
}
outn = (SSG.OutputN | YM2610.regs[SSG_ENABLE]);
/* buffering */
for (i = 0; i < length; i++)
{
/* clear output acc. */
out_adpcma[OUTD_LEFT] = out_adpcma[OUTD_RIGHT]= out_adpcma[OUTD_CENTER] = 0;
/* clear outputs */
out_fm[1] = 0;
out_fm[2] = 0;
out_fm[4] = 0;
out_fm[5] = 0;
/* clear outputs SSG */
out_ssg = 0;
/* advance envelope generator */
OPN->eg_timer += OPN->eg_timer_add;
while (OPN->eg_timer >= OPN->eg_timer_overflow)
{
OPN->eg_timer -= OPN->eg_timer_overflow;
OPN->eg_cnt++;
advance_eg_channel(OPN, &cch[0]->SLOT[SLOT1]);
advance_eg_channel(OPN, &cch[1]->SLOT[SLOT1]);
advance_eg_channel(OPN, &cch[2]->SLOT[SLOT1]);
advance_eg_channel(OPN, &cch[3]->SLOT[SLOT1]);
}
/* calculate FM */
chan_calc(OPN, cch[0]); /*remapped to 1*/
chan_calc(OPN, cch[1]); /*remapped to 2*/
chan_calc(OPN, cch[2]); /*remapped to 4*/
chan_calc(OPN, cch[3]); /*remapped to 5*/
/* calculate SSG */
outn = SSG_CALC(outn);
ssg_playing |= out_ssg != 0;
for (j = 0; j < 6; j++)
{
/* ADPCM */
if (YM2610.adpcma[j].flag)
OPNB_ADPCMA_calc_chan(&YM2610.adpcma[j]);
}
/* buffering */
lt = out_adpcma[OUTD_LEFT] + out_adpcma[OUTD_CENTER];
rt = out_adpcma[OUTD_RIGHT] + out_adpcma[OUTD_CENTER];
lt += out_ssg;
rt += out_ssg;
lt += ((out_fm[1]>>1) & OPN->pan[2]); /* the shift right was verified on real chip */
rt += ((out_fm[1]>>1) & OPN->pan[3]);
lt += ((out_fm[2]>>1) & OPN->pan[4]);
rt += ((out_fm[2]>>1) & OPN->pan[5]);
lt += ((out_fm[4]>>1) & OPN->pan[8]);
rt += ((out_fm[4]>>1) & OPN->pan[9]);
lt += ((out_fm[5]>>1) & OPN->pan[10]);
rt += ((out_fm[5]>>1) & OPN->pan[11]);
lt >>= FINAL_SH;
rt >>= FINAL_SH;
Limit(lt, MAXOUT, MINOUT);
Limit(rt, MAXOUT, MINOUT);
if (update)
{
bufL[i] = lt;
bufR[i] = rt;
}
else
{
bufL[i] = 0;
bufR[i] = 0;
}
}
}
int YM2610Init(int clock, int rate, void *pcmroma, int pcmsizea,
FM_TIMERHANDLER TimerHandler, FM_IRQHANDLER IRQHandler)
{
/* clear */
memset(&YM2610, 0, sizeof(YM2610));
memset(&SSG, 0, sizeof(SSG));
/* allocate total level table (128kb space) */
OPNInitTable();
SSG_init_table();
OPNB_ADPCMA_init_table();
/* FM */
YM2610.OPN.P_CH = YM2610.CH;
YM2610.OPN.ST.clock = clock;
YM2610.OPN.ST.rate = rate;
/* Extend handler */
YM2610.OPN.ST.Timer_Handler = TimerHandler;
YM2610.OPN.ST.IRQ_Handler = IRQHandler;
/* SSG */
SSG.step = ((double)SSG_STEP * rate * 8) / clock;
/* ADPCM-A */
pcmbufA = (UINT8 *)pcmroma;
pcmsizeA = pcmsizea;
YM2610Reset();
return 0;
}
/* reset one of chip */
void YM2610Reset(void)
{
int i;
FM_OPN *OPN = &YM2610.OPN;
/* Reset Prescaler */
OPNSetPres(OPN, 6*24, 6*24, 4*2); /* OPN 1/6, SSG 1/4 */
/* reset SSG section */
SSG.RNG = 1;
SSG.output[0] = 0;
SSG.output[1] = 0;
SSG.output[2] = 0;
SSG.OutputN = 0xff;
SSG.lastEnable = -1;
for (i = 0; i < SSG_PORTA; i++) _SSGWriteReg(i, 0);
/* status clear */
FM_IRQMASK_SET(&OPN->ST, 0x03);
FM_BUSY_CLEAR(&OPN->ST);
OPNWriteMode(OPN, 0x27, 0x30); /* mode 0, timer reset */
OPN->eg_timer = 0;
OPN->eg_cnt = 0;
FM_STATUS_RESET(&OPN->ST, 0xff);
reset_channels(&OPN->ST, YM2610.CH, 6);
/* reset OPerator paramater */
for (i = 0xb6; i >= 0xb4; i--)
{
OPNWriteReg(OPN, i , 0xc0);
OPNWriteReg(OPN, i|0x100, 0xc0);
}
for (i = 0xb2; i >= 0x30; i--)
{
OPNWriteReg(OPN, i , 0);
OPNWriteReg(OPN, i|0x100, 0);
}
for (i = 0x26; i >= 0x20; i--)
{
OPNWriteReg(OPN, i, 0);
}
/**** ADPCM work initial ****/
for (i = 0; i < 6; i++)
{
YM2610.adpcma[i].step = (UINT32)((float)(1 << ADPCM_SHIFT) * ((float)YM2610.OPN.ST.freqbase) / 3.0);
YM2610.adpcma[i].now_addr = 0;
YM2610.adpcma[i].now_step = 0;
YM2610.adpcma[i].step = 0;
YM2610.adpcma[i].start = 0;
YM2610.adpcma[i].end = 0;
YM2610.adpcma[i].vol_mul = 0;
YM2610.adpcma[i].pan = &out_adpcma[OUTD_CENTER]; /* default center */
YM2610.adpcma[i].flagMask = 1 << i;
YM2610.adpcma[i].flag = 0;
YM2610.adpcma[i].adpcma_acc = 0;
YM2610.adpcma[i].adpcma_step = 0;
YM2610.adpcma[i].adpcma_out = 0;
}
YM2610.adpcmaTL = 0x3f;
YM2610.adpcm_arrivedEndAddress = 0;
}
/* YM2610 write */
/* a = address */
/* v = value */
int YM2610Write(int a, UINT8 v)
{
FM_OPN *OPN = &YM2610.OPN;
int addr;
int ch;
v &= 0xff; /* adjust to 8 bit bus */
switch (a & 3)
{
case 0: /* address port 0 */
OPN->ST.address = v;
YM2610.addr_A1 = 0;
/* Write register to SSG emulator */
// ↓これ合ってるのかな？おかしい気がする
// if (v < SSG_PORTA) SSG_write(0, v);
break;
case 1: /* data port 0 */
if (YM2610.addr_A1 != 0)
break; /* verified on real YM2608 */
addr = OPN->ST.address;
switch (addr & 0xf0)
{
case 0x00: /* SSG section */
/* Write data to SSG emulator */
SSG_write(addr, v);
break;
case 0x10: /* DeltaT ADPCM */
if (addr == 0x1c) /* FLAG CONTROL : Extend Status Clear/Mask */
{
UINT8 statusmask = ~v;
/* set arrived flag mask */
for (ch = 0; ch < 6; ch++)
YM2610.adpcma[ch].flagMask = statusmask & (1 << ch);
/* clear arrived flag */
YM2610.adpcm_arrivedEndAddress &= statusmask;
}
break;
case 0x20: /* Mode Register */
YM2610UpdateRequest();
OPNWriteMode(OPN, addr, v);
break;
default: /* OPN section */
YM2610UpdateRequest();
/* write register */
OPNWriteReg(OPN, addr, v);
break;
}
break;
case 2: /* address port 1 */
OPN->ST.address = v;
YM2610.addr_A1 = 1;
break;
case 3: /* data port 1 */
if (YM2610.addr_A1 != 1)
break; /* verified on real YM2608 */
YM2610UpdateRequest();
addr = YM2610.OPN.ST.address | 0x100;
if (addr < 0x130)
/* 100-12f : ADPCM A section */
OPNB_ADPCMA_write(addr, v);
else
OPNWriteReg(OPN, addr, v);
break;
}
return OPN->ST.irq;
}
UINT8 YM2610Read(int a)
{
int addr = YM2610.OPN.ST.address;
switch (a & 3)
{
case 0: /* status 0 : YM2203 compatible */
return FM_STATUS_FLAG(&YM2610.OPN.ST) & 0x83;
case 1: /* data 0 */
if (addr < SSG_PORTA) return YM2610.regs[addr];
if (addr == 0xff) return 0x01;
break;
case 2: /* status 1 : ADPCM status */
/* ADPCM STATUS (arrived End Address) */
/* B, --, A5, A4, A3, A2, A1, A0 */
/* B = ADPCM-B(DELTA-T) arrived end address */
/* A0-A5 = ADPCM-A arrived end address */
return YM2610.adpcm_arrivedEndAddress;
}
return 0;
}
int YM2610TimerOver(int ch)
{
FM_ST *ST = &YM2610.OPN.ST;
if (ch)
{
/* Timer B */
TimerBOver(ST);
}
else
{
/* Timer A */
YM2610UpdateRequest();
/* timer update */
TimerAOver(ST);
/* CSM mode key, TL controll */
if (ST->mode & 0x80)
{
/* CSM mode total level latch and auto key on */
CSMKeyControll(&YM2610.CH[2]);
}
}
return ST->irq;
}