www.pudn.com > USRP_REV_4_2.rar > dboard.sch

v 20060906 1
C 80200 45300 1 0 0 ad986X-ACTRL.sym
{
T 81600 48200 5 10 1 1 0 6 1
refdes=U602
T 80600 48100 5 10 0 0 0 0 1
device=AD986X
T 80600 48300 5 10 0 0 0 0 1
footprint=LQFP128
}
C 88000 45300 1 0 0 ad986X-AUX.sym
{
T 89400 48200 5 10 1 1 0 6 1
refdes=U602
T 88400 48100 5 10 0 0 0 0 1
device=AD986X
T 88400 48300 5 10 0 0 0 0 1
footprint=LQFP128
}
C 82000 39900 1 0 0 ad986X-CTRL.sym
{
T 83500 43900 5 10 1 1 0 6 1
refdes=U602
T 82400 43900 5 10 0 0 0 0 1
device=AD986X
T 82400 44100 5 10 0 0 0 0 1
footprint=LQFP128
}
C 79100 36200 1 270 1 pmc64.sym
{
T 92300 36900 5 10 1 1 90 2 1
refdes=J669
T 79100 36200 5 10 0 1 0 0 1
footprint=pmc
T 71700 38600 5 10 0 0 0 0 1
device=PMC64
}
C 79100 31000 1 270 1 pmc64.sym
{
T 92300 31700 5 10 1 1 90 2 1
refdes=J668
T 79100 31000 5 10 0 1 180 6 1
footprint=pmc
T 71700 33400 5 10 0 0 0 0 1
device=PMC64
}
C 77900 47200 1 90 1 generic-power.sym
{
T 77650 47000 5 10 1 1 270 5 1
net=AGND_2:1
}
C 79200 46800 1 0 1 capacitor-1.sym
{
T 78600 46800 5 10 1 1 0 6 1
refdes=C714
T 78200 47200 5 10 1 1 180 6 1
value=0.1uF
T 79200 46800 5 10 0 1 90 2 1
footprint=0603
T 79400 47500 5 10 0 0 0 0 1
device=CAPACITOR
T 79400 47700 5 10 0 0 0 0 1
symversion=0.1
}
N 80300 47000 79200 47000 4
N 78300 47000 77900 47000 4
C 79200 47500 1 180 1 resistor-1.sym
{
T 80200 47500 5 10 1 1 0 6 1
value=4K
T 79200 47500 5 10 0 1 180 6 1
footprint=0603
T 79300 47500 5 10 1 1 0 6 1
refdes=R702
T 79500 47900 5 10 0 0 0 0 1
device=RESISTOR
}
N 80300 47400 80100 47400 4
N 79200 47400 78100 47400 4
N 78100 47400 78100 47000 4
C 84900 47000 1 270 0 generic-power.sym
{
T 85150 46800 5 10 1 1 270 3 1
net=AGND_2:1
}
C 84600 46400 1 180 0 capacitor-1.sym
{
T 83600 46300 5 10 1 1 0 0 1
refdes=C702
T 83600 46000 5 10 1 1 0 0 1
value=0.1uF
T 84600 46400 5 10 0 1 270 0 1
footprint=0603
T 84800 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 84800 47300 5 10 0 0 0 0 1
symversion=0.1
}
N 82300 46600 82500 46600 4
N 82500 46600 82500 46200 4
N 82300 46200 83700 46200 4
N 82300 47400 83700 47400 4
N 82500 47400 82500 47000 4
N 82500 47000 82300 47000 4
C 84600 47600 1 180 0 capacitor-1.sym
{
T 83600 47500 5 10 1 1 0 0 1
refdes=C703
T 83600 47200 5 10 1 1 0 0 1
value=0.1uF
T 84600 47600 5 10 0 1 270 0 1
footprint=0603
T 84800 48300 5 10 0 0 0 0 1
device=CAPACITOR
T 84800 48500 5 10 0 0 0 0 1
symversion=0.1
}
N 84700 46800 84900 46800 4
N 84600 47400 84700 47400 4
N 84600 46200 84700 46200 4
C 82600 47300 1 270 0 capacitor-1.sym
{
T 83100 47100 5 10 1 1 180 0 1
refdes=C704
T 83000 46300 5 10 1 1 90 0 1
value=0.1uF
T 82600 47300 5 10 0 1 0 0 1
footprint=0603
T 82800 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 82800 48200 5 10 0 0 0 0 1
symversion=0.1
}
C 83100 47300 1 270 0 capacitor-1.sym
{
T 83600 47100 5 10 1 1 180 0 1
refdes=C705
T 83500 46300 5 10 1 1 90 0 1
value=10uF
T 83100 47300 5 10 0 1 0 0 1
footprint=1206
T 83300 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 83300 48200 5 10 0 0 0 0 1
symversion=0.1
}
N 82800 47300 82800 47400 4
N 83300 47300 83300 47400 4
N 82800 46400 82800 46200 4
N 83300 46400 83300 46200 4
C 82500 45100 1 0 0 capacitor-1.sym
{
T 82400 45500 5 10 1 1 0 0 1
refdes=C706
T 83500 45500 5 10 1 1 180 0 1
value=0.1uF
T 82500 45100 5 10 0 1 90 0 1
footprint=0603
T 82700 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 82700 46000 5 10 0 0 0 0 1
symversion=0.1
}
C 82500 45600 1 0 0 capacitor-1.sym
{
T 82400 45900 5 10 1 1 0 0 1
refdes=C707
T 83500 46000 5 10 1 1 180 0 1
value=10uF
T 82500 45600 5 10 0 1 90 0 1
footprint=1206
T 82700 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 82700 46500 5 10 0 0 0 0 1
symversion=0.1
}
N 83400 45300 83600 45300 4
N 83600 45300 83600 45800 4
N 82500 45800 82300 45800 4
N 82500 45300 82400 45300 4
N 83400 45800 84700 45800 4
N 84700 45800 84700 47400 4
N 83800 32500 83800 36300 4
{
T 83800 33700 5 10 1 1 90 0 1
netname=RS232_TXD_2
}
N 82600 32500 82600 36300 4
{
T 82600 34200 5 10 1 1 90 0 1
netname=SDA
}
N 82200 32500 82200 36300 4
{
T 82200 34200 5 10 1 1 90 0 1
netname=SCL
}
C 92000 30900 1 180 0 generic-power.sym
{
T 91800 30650 5 10 1 1 180 3 1
net=AGND_2:1
}
C 81200 35800 1 180 0 generic-power.sym
{
T 81000 35550 5 10 1 1 180 3 1
net=DVDD:1
}
N 91800 30900 91800 31100 4
C 83300 35500 1 0 0 gnd-1.sym
N 83000 35800 83000 36300 4
N 83400 35800 83400 36300 4
N 83000 32500 83000 33000 4
N 83400 32500 83400 33000 4
C 83200 33000 1 0 0 generic-power.sym
{
T 83400 33250 5 10 1 1 0 3 1
net=DVDD:1
}
T 83300 34000 9 10 1 0 90 0 1
I2C Address
C 79500 33100 1 180 0 gnd-1.sym
N 79400 32500 79400 32800 4
C 79500 38300 1 180 0 gnd-1.sym
N 79400 37700 79400 38000 4
C 79300 35700 1 0 0 gnd-1.sym
N 79400 36300 79400 36000 4
C 79300 30500 1 0 0 gnd-1.sym
N 79400 31100 79400 30800 4
C 92000 36100 1 180 0 generic-power.sym
{
T 91800 35850 5 10 1 1 180 3 1
net=AGND_2:1
}
N 91800 36100 91800 36300 4
C 91600 32700 1 0 0 generic-power.sym
{
T 91800 32950 5 10 1 1 0 3 1
net=AGND_2:1
}
N 91800 32700 91800 32500 4
N 85000 32500 85000 36300 4
{
T 85000 34300 5 10 1 1 90 0 1
netname=SCLK
}
N 84600 32500 84600 36300 4
{
T 84600 33700 5 10 1 1 90 0 1
netname=RESET_CODEC
}
N 85400 32500 85400 36300 4
{
T 85400 34300 5 10 1 1 90 0 1
netname=SDO
}
N 86200 35100 86200 36300 4
{
T 86200 35200 5 10 1 1 90 0 1
netname=SEN_TX_B
}
N 86200 32500 86200 33700 4
{
T 86200 32600 5 10 1 1 90 0 1
netname=SEN_RX_B
}
C 86500 30600 1 0 0 gnd-1.sym
N 86600 31100 86600 30900 4
C 86700 38200 1 180 0 gnd-1.sym
N 86600 37700 86600 37900 4
C 86500 35800 1 0 0 gnd-1.sym
N 86600 36300 86600 36100 4
C 86700 33000 1 180 0 gnd-1.sym
N 86600 32500 86600 32700 4
C 87600 30900 1 180 0 generic-power.sym
{
T 87400 30650 5 10 1 1 180 3 1
net=AGND_2:1
}
N 87400 30900 87400 31100 4
C 87600 36100 1 180 0 generic-power.sym
{
T 87400 35850 5 10 1 1 180 3 1
net=AGND_2:1
}
N 87400 36100 87400 36300 4
C 87200 37900 1 0 0 generic-power.sym
{
T 87400 38150 5 10 1 1 0 3 1
net=AGND_2:1
}
N 87400 37900 87400 37700 4
C 87200 32700 1 0 0 generic-power.sym
{
T 87400 32950 5 10 1 1 0 3 1
net=AGND_2:1
}
N 87400 32700 87400 32500 4
N 85800 32500 85800 36300 4
{
T 85800 34300 5 10 1 1 90 0 1
netname=SDI
}
N 89000 32500 89000 36300 4
{
T 89000 33800 5 10 1 1 90 0 1
netname=AUX_DAC_D_B
}
N 89400 32500 89400 36300 4
{
T 89400 33800 5 10 1 1 90 0 1
netname=AUX_DAC_A_B
}
N 89800 32500 89800 36300 4
{
T 89800 33800 5 10 1 1 90 0 1
netname=AUX_DAC_B_B
}
N 90200 32500 90200 36300 4
{
T 90200 33800 5 10 1 1 90 0 1
netname=AUX_DAC_C_B
}
N 91000 34700 91000 36300 4
{
T 91000 34700 5 10 1 1 90 0 1
netname=AUX_ADC_A2_B
}
N 90600 32500 90600 36300 4
{
T 90600 33700 5 10 1 1 90 0 1
netname=AUX_ADC_REF_B
}
N 91000 32500 91000 34100 4
{
T 91000 32500 5 10 1 1 90 0 1
netname=AUX_ADC_A1_B
}
N 91400 34700 91400 36300 4
{
T 91400 34700 5 10 1 1 90 0 1
netname=AUX_ADC_B2_B
}
N 91400 32500 91400 34100 4
{
T 91400 32500 5 10 1 1 90 0 1
netname=AUX_ADC_B1_B
}
C 90800 30900 1 180 0 generic-power.sym
{
T 90600 30650 5 10 1 1 180 3 1
net=AGND_2:1
}
N 90600 30900 90600 31100 4
C 90000 30900 1 180 0 generic-power.sym
{
T 89800 30650 5 10 1 1 180 3 1
net=AGND_2:1
}
N 89800 30900 89800 31100 4
C 88800 30900 1 180 0 generic-power.sym
{
T 88600 30650 5 10 1 1 180 3 1
net=AGND_2:1
}
N 88600 30900 88600 31100 4
N 91400 29500 91400 31100 4
{
T 91400 29500 5 10 1 1 90 0 1
netname=VINP_A_B
}
N 91000 29500 91000 31100 4
{
T 91000 29500 5 10 1 1 90 0 1
netname=VINN_A_B
}
N 89000 29500 89000 31100 4
{
T 89000 29500 5 10 1 1 90 0 1
netname=VINP_B_B
}
N 89400 29500 89400 31100 4
{
T 89400 29500 5 10 1 1 90 0 1
netname=VINN_B_B
}
N 90200 31100 90200 29500 4
{
T 90200 29600 5 10 1 1 90 0 1
netname=VREF_B
}
C 92000 37900 1 0 1 generic-power.sym
{
T 91800 38150 5 10 1 1 0 3 1
net=AGND_2:1
}
N 91800 37900 91800 37700 4
C 90800 37900 1 0 1 generic-power.sym
{
T 90600 38150 5 10 1 1 0 3 1
net=AGND_2:1
}
N 90600 37900 90600 37700 4
C 90000 37900 1 0 1 generic-power.sym
{
T 89800 38150 5 10 1 1 0 3 1
net=AGND_2:1
}
N 89800 37900 89800 37700 4
C 88800 37900 1 0 1 generic-power.sym
{
T 88600 38150 5 10 1 1 0 3 1
net=AGND_2:1
}
N 88600 37900 88600 37700 4
N 91000 39300 91000 37700 4
{
T 91000 38300 5 10 1 1 90 0 1
netname=IOUTP_A_B
}
N 91400 39300 91400 37700 4
{
T 91400 38300 5 10 1 1 90 0 1
netname=IOUTN_A_B
}
N 89400 39300 89400 37700 4
{
T 89400 38300 5 10 1 1 90 0 1
netname=IOUTP_B_B
}
N 89000 39300 89000 37700 4
{
T 89000 38300 5 10 1 1 90 0 1
netname=IOUTN_B_B
}
N 90200 37700 90200 39300 4
{
T 90200 38400 5 10 1 1 90 0 1
netname=REFIO_B
}
C 88800 36100 1 180 0 generic-power.sym
{
T 88600 35850 5 10 1 1 180 3 1
net=AGND_2:1
}
N 88600 36100 88600 36300 4
C 88400 32700 1 0 0 generic-power.sym
{
T 88600 32950 5 10 1 1 0 3 1
net=AGND_2:1
}
N 88600 32700 88600 32500 4
C 88000 33300 1 0 0 generic-power.sym
{
T 88200 33550 5 10 1 1 0 3 1
net=AVDD_2:1
}
N 87800 32500 87800 33000 4
N 88200 32500 88200 33300 4
C 87600 33000 1 0 0 generic-power.sym
{
T 87800 33250 5 10 1 1 0 3 1
net=AVDD_2:1
}
C 88000 35500 1 180 1 generic-power.sym
{
T 88200 35250 5 10 1 1 180 3 1
net=AVDD_2:1
}
N 87800 36300 87800 35800 4
N 88200 36300 88200 35500 4
C 87600 35800 1 180 1 generic-power.sym
{
T 87800 35550 5 10 1 1 180 3 1
net=AVDD_2:1
}
C 79600 33200 1 0 0 generic-power.sym
{
T 79800 33450 5 10 1 1 0 3 1
net=5V:1
}
C 88000 30300 1 180 1 generic-power.sym
{
T 88200 30050 5 10 1 1 180 3 1
net=AVDD_2:1
}
N 88200 31100 88200 30300 4
N 87800 31100 87800 30600 4
C 87600 30600 1 180 1 generic-power.sym
{
T 87800 30350 5 10 1 1 180 3 1
net=AVDD_2:1
}
N 88200 37700 88200 38500 4
N 87800 37700 87800 38200 4
C 87600 38200 1 0 0 generic-power.sym
{
T 87800 38450 5 10 1 1 0 3 1
net=AVDD_2:1
}
C 88000 38500 1 0 0 generic-power.sym
{
T 88200 38750 5 10 1 1 0 3 1
net=AVDD_2:1
}
N 79800 32500 79800 33200 4
N 80200 32500 80200 33000 4
N 80200 36300 80200 36000 4
N 79800 36300 79800 35600 4
C 80000 35600 1 180 0 generic-power.sym
{
T 79800 35350 5 10 1 1 180 3 1
net=5V:1
}
C 80800 33000 1 0 0 generic-power.sym
{
T 81000 33250 5 10 1 1 0 3 1
net=DVDD:1
}
N 81000 32500 81000 33000 4
N 81000 35800 81000 36300 4
N 90900 47400 92500 47400 4
{
T 91200 47400 5 10 1 1 0 0 1
netname=SIGDEL_B
}
N 90900 47000 92500 47000 4
{
T 91000 47000 5 10 1 1 0 0 1
netname=AUX_DAC_A_B
}
N 90900 46600 92500 46600 4
{
T 91000 46600 5 10 1 1 0 0 1
netname=AUX_DAC_B_B
}
N 90900 46200 92500 46200 4
{
T 91000 46200 5 10 1 1 0 0 1
netname=AUX_DAC_C_B
}
N 86200 45800 88100 45800 4
{
T 86300 45800 5 10 1 1 0 0 1
netname=AUX_ADC_REF_B
}
N 86500 47000 88100 47000 4
{
T 86500 47000 5 10 1 1 0 0 1
netname=AUX_ADC_A2_B
}
N 86500 46200 88100 46200 4
{
T 86500 46200 5 10 1 1 0 0 1
netname=AUX_ADC_B2_B
}
N 86500 46600 88100 46600 4
{
T 86500 46600 5 10 1 1 0 0 1
netname=AUX_ADC_B1_B
}
N 86500 47400 88100 47400 4
{
T 86500 47400 5 10 1 1 0 0 1
netname=AUX_ADC_A1_B
}
N 78200 46300 79800 46300 4
{
T 78600 46300 5 10 1 1 0 0 1
netname=REFIO_B
}
N 84000 44800 82400 44800 4
{
T 82800 44800 5 10 1 1 0 0 1
netname=VREF_B
}
N 79800 46300 79800 47000 4
N 82400 44800 82400 45800 4
N 80400 41600 82100 41600 4
{
T 80500 41600 5 10 1 1 0 0 1
netname=RESET_CODEC
}
N 80600 32500 80600 32800 4
N 80200 33000 79800 33000 4
N 80600 32800 81000 32800 4
N 80600 36300 80600 36000 4
N 80600 36000 81000 36000 4
N 80200 36000 79800 36000 4
N 80400 42000 82100 42000 4
{
T 80500 42000 5 10 1 1 0 0 1
netname=SEN_CODEC_B
}
N 81100 43200 82100 43200 4
{
T 81400 43200 5 10 1 1 0 0 1
netname=SCLK
}
N 81100 42800 82100 42800 4
{
T 81400 42800 5 10 1 1 0 0 1
netname=SDO
}
N 81100 42400 82100 42400 4
{
T 81500 42400 5 10 1 1 0 0 1
netname=SDI
}
C 64100 45300 1 0 0 ad986X-ACTRL.sym
{
T 65500 48200 5 10 1 1 0 6 1
refdes=U601
T 64500 48100 5 10 0 0 0 0 1
device=AD986X
T 64500 48300 5 10 0 0 0 0 1
footprint=LQFP128
}
C 71900 45300 1 0 0 ad986X-AUX.sym
{
T 73300 48200 5 10 1 1 0 6 1
refdes=U601
T 72300 48100 5 10 0 0 0 0 1
device=AD986X
T 72300 48300 5 10 0 0 0 0 1
footprint=LQFP128
}
C 65900 39900 1 0 0 ad986X-CTRL.sym
{
T 67400 43900 5 10 1 1 0 6 1
refdes=U601
T 66300 43900 5 10 0 0 0 0 1
device=AD986X
T 66300 44100 5 10 0 0 0 0 1
footprint=LQFP128
}
C 63000 36200 1 270 1 pmc64.sym
{
T 76200 36900 5 10 1 1 90 2 1
refdes=J667
T 63000 36200 5 10 0 1 0 0 1
footprint=pmc
T 55600 38600 5 10 0 0 0 0 1
device=PMC64
}
C 63000 31000 1 270 1 pmc64.sym
{
T 76200 31700 5 10 1 1 90 2 1
refdes=J666
T 63000 31000 5 10 0 1 180 6 1
footprint=pmc
T 55600 33400 5 10 0 0 0 0 1
device=PMC64
}
C 61800 47200 1 90 1 generic-power.sym
{
T 61550 47000 5 10 1 1 270 5 1
net=AGND_1:1
}
C 63100 46800 1 0 1 capacitor-1.sym
{
T 62500 46800 5 10 1 1 0 6 1
refdes=C701
T 62100 47200 5 10 1 1 180 6 1
value=0.1uF
T 63100 46800 5 10 0 1 90 2 1
footprint=0603
T 63300 47500 5 10 0 0 0 0 1
device=CAPACITOR
T 63300 47700 5 10 0 0 0 0 1
symversion=0.1
}
N 64200 47000 63100 47000 4
N 62200 47000 61800 47000 4
C 63100 47500 1 180 1 resistor-1.sym
{
T 64100 47500 5 10 1 1 0 6 1
value=4K
T 63100 47500 5 10 0 1 180 6 1
footprint=0603
T 63300 47500 5 10 1 1 0 6 1
refdes=R701
T 63400 47900 5 10 0 0 0 0 1
device=RESISTOR
}
N 64200 47400 64000 47400 4
N 63100 47400 62000 47400 4
N 62000 47400 62000 47000 4
C 68800 47000 1 270 0 generic-power.sym
{
T 69050 46800 5 10 1 1 270 3 1
net=AGND_1:1
}
C 68500 46400 1 180 0 capacitor-1.sym
{
T 67500 46300 5 10 1 1 0 0 1
refdes=C708
T 67500 46000 5 10 1 1 0 0 1
value=0.1uF
T 68500 46400 5 10 0 1 270 0 1
footprint=0603
T 68700 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 68700 47300 5 10 0 0 0 0 1
symversion=0.1
}
N 66200 46600 66400 46600 4
N 66400 46600 66400 46200 4
N 66200 46200 67600 46200 4
N 66200 47400 67600 47400 4
N 66400 47400 66400 47000 4
N 66400 47000 66200 47000 4
C 68500 47600 1 180 0 capacitor-1.sym
{
T 67500 47500 5 10 1 1 0 0 1
refdes=C709
T 67500 47200 5 10 1 1 0 0 1
value=0.1uF
T 68500 47600 5 10 0 1 270 0 1
footprint=0603
T 68700 48300 5 10 0 0 0 0 1
device=CAPACITOR
T 68700 48500 5 10 0 0 0 0 1
symversion=0.1
}
N 68600 46800 68800 46800 4
N 68500 47400 68600 47400 4
N 68500 46200 68600 46200 4
C 66500 47300 1 270 0 capacitor-1.sym
{
T 67000 47100 5 10 1 1 180 0 1
refdes=C710
T 66900 46300 5 10 1 1 90 0 1
value=0.1uF
T 66500 47300 5 10 0 1 0 0 1
footprint=0603
T 66700 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 66700 48200 5 10 0 0 0 0 1
symversion=0.1
}
C 67000 47300 1 270 0 capacitor-1.sym
{
T 67500 47100 5 10 1 1 180 0 1
refdes=C711
T 67400 46300 5 10 1 1 90 0 1
value=10uF
T 67000 47300 5 10 0 1 0 0 1
footprint=1206
T 67200 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 67200 48200 5 10 0 0 0 0 1
symversion=0.1
}
N 66700 47300 66700 47400 4
N 67200 47300 67200 47400 4
N 66700 46400 66700 46200 4
N 67200 46400 67200 46200 4
C 66400 45100 1 0 0 capacitor-1.sym
{
T 66300 45400 5 10 1 1 0 0 1
refdes=C712
T 67400 45500 5 10 1 1 180 0 1
value=0.1uF
T 66400 45100 5 10 0 1 90 0 1
footprint=0603
T 66600 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 66600 46000 5 10 0 0 0 0 1
symversion=0.1
}
C 66400 45600 1 0 0 capacitor-1.sym
{
T 66300 45900 5 10 1 1 0 0 1
refdes=C713
T 67400 46000 5 10 1 1 180 0 1
value=10uF
T 66400 45600 5 10 0 1 90 0 1
footprint=1206
T 66600 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 66600 46500 5 10 0 0 0 0 1
symversion=0.1
}
N 67300 45300 67500 45300 4
N 67500 45300 67500 45800 4
N 66400 45800 66200 45800 4
N 66400 45300 66300 45300 4
N 67300 45800 68600 45800 4
N 68600 45800 68600 47400 4
N 84200 32500 84200 36300 4
{
T 84200 33700 5 10 1 1 90 0 1
netname=RS232_RXD_2
}
N 68100 32500 68100 36300 4
{
T 68100 33800 5 10 1 1 90 0 1
netname=RS232_RXD_1
}
N 67700 32500 67700 36300 4
{
T 67700 33800 5 10 1 1 90 0 1
netname=RS232_TXD_1
}
N 66500 32500 66500 36300 4
{
T 66500 34200 5 10 1 1 90 0 1
netname=SDA
}
N 66100 32500 66100 36300 4
{
T 66100 34200 5 10 1 1 90 0 1
netname=SCL
}
C 75900 30900 1 180 0 generic-power.sym
{
T 75700 30650 5 10 1 1 180 3 1
net=AGND_1:1
}
C 65100 35800 1 180 0 generic-power.sym
{
T 64900 35550 5 10 1 1 180 3 1
net=DVDD:1
}
N 75700 30900 75700 31100 4
C 66800 35500 1 0 0 gnd-1.sym
C 67200 35500 1 0 0 gnd-1.sym
N 66900 35800 66900 36300 4
N 67300 35800 67300 36300 4
C 67000 33300 1 180 0 gnd-1.sym
N 66900 32500 66900 33000 4
N 67300 32500 67300 33000 4
C 67100 33000 1 0 0 generic-power.sym
{
T 67300 33250 5 10 1 1 0 3 1
net=DVDD:1
}
C 63400 33100 1 180 0 gnd-1.sym
N 63300 32500 63300 32800 4
C 63400 38300 1 180 0 gnd-1.sym
N 63300 37700 63300 38000 4
C 63200 35700 1 0 0 gnd-1.sym
N 63300 36300 63300 36000 4
C 63200 30500 1 0 0 gnd-1.sym
N 63300 31100 63300 30800 4
C 75900 36100 1 180 0 generic-power.sym
{
T 75700 35850 5 10 1 1 180 3 1
net=AGND_1:1
}
N 75700 36100 75700 36300 4
C 75500 32700 1 0 0 generic-power.sym
{
T 75700 32950 5 10 1 1 0 3 1
net=AGND_1:1
}
N 75700 32700 75700 32500 4
N 68900 32500 68900 36300 4
{
T 68900 34300 5 10 1 1 90 0 1
netname=SCLK
}
N 68500 32500 68500 36300 4
{
T 68500 33700 5 10 1 1 90 0 1
netname=RESET_CODEC
}
N 69300 32500 69300 36300 4
{
T 69300 34300 5 10 1 1 90 0 1
netname=SDO
}
N 70100 35100 70100 36300 4
{
T 70100 35200 5 10 1 1 90 0 1
netname=SEN_TX_A
}
N 70100 32500 70100 33700 4
{
T 70100 32600 5 10 1 1 90 0 1
netname=SEN_RX_A
}
C 70400 30600 1 0 0 gnd-1.sym
N 70500 31100 70500 30900 4
C 70600 38200 1 180 0 gnd-1.sym
N 70500 37700 70500 37900 4
C 70400 35800 1 0 0 gnd-1.sym
N 70500 36300 70500 36100 4
C 70600 33000 1 180 0 gnd-1.sym
N 70500 32500 70500 32700 4
C 71500 30900 1 180 0 generic-power.sym
{
T 71300 30650 5 10 1 1 180 3 1
net=AGND_1:1
}
N 71300 30900 71300 31100 4
C 71500 36100 1 180 0 generic-power.sym
{
T 71300 35850 5 10 1 1 180 3 1
net=AGND_1:1
}
N 71300 36100 71300 36300 4
C 71100 37900 1 0 0 generic-power.sym
{
T 71300 38150 5 10 1 1 0 3 1
net=AGND_1:1
}
N 71300 37900 71300 37700 4
C 71100 32700 1 0 0 generic-power.sym
{
T 71300 32950 5 10 1 1 0 3 1
net=AGND_1:1
}
N 71300 32700 71300 32500 4
N 69700 32500 69700 36300 4
{
T 69700 34300 5 10 1 1 90 0 1
netname=SDI
}
N 72900 32500 72900 36300 4
{
T 72900 33800 5 10 1 1 90 0 1
netname=AUX_DAC_D_A
}
N 73300 32500 73300 36300 4
{
T 73300 33800 5 10 1 1 90 0 1
netname=AUX_DAC_A_A
}
N 73700 32500 73700 36300 4
{
T 73700 33800 5 10 1 1 90 0 1
netname=AUX_DAC_B_A
}
N 74100 32500 74100 36300 4
{
T 74100 33800 5 10 1 1 90 0 1
netname=AUX_DAC_C_A
}
N 74900 34700 74900 36300 4
{
T 74900 34700 5 10 1 1 90 0 1
netname=AUX_ADC_A2_A
}
N 74500 32500 74500 36300 4
{
T 74500 33700 5 10 1 1 90 0 1
netname=AUX_ADC_REF_A
}
N 74900 32500 74900 34100 4
{
T 74900 32500 5 10 1 1 90 0 1
netname=AUX_ADC_A1_A
}
N 75300 34700 75300 36300 4
{
T 75300 34700 5 10 1 1 90 0 1
netname=AUX_ADC_B2_A
}
N 75300 32500 75300 34100 4
{
T 75300 32500 5 10 1 1 90 0 1
netname=AUX_ADC_B1_A
}
C 74700 30900 1 180 0 generic-power.sym
{
T 74500 30650 5 10 1 1 180 3 1
net=AGND_1:1
}
N 74500 30900 74500 31100 4
C 73900 30900 1 180 0 generic-power.sym
{
T 73700 30650 5 10 1 1 180 3 1
net=AGND_1:1
}
N 73700 30900 73700 31100 4
C 72700 30900 1 180 0 generic-power.sym
{
T 72500 30650 5 10 1 1 180 3 1
net=AGND_1:1
}
N 72500 30900 72500 31100 4
N 75300 29500 75300 31100 4
{
T 75300 29500 5 10 1 1 90 0 1
netname=VINP_A_A
}
N 74900 29500 74900 31100 4
{
T 74900 29500 5 10 1 1 90 0 1
netname=VINN_A_A
}
N 72900 29500 72900 31100 4
{
T 72900 29500 5 10 1 1 90 0 1
netname=VINP_B_A
}
N 73300 29500 73300 31100 4
{
T 73300 29500 5 10 1 1 90 0 1
netname=VINN_B_A
}
N 74100 31100 74100 29500 4
{
T 74100 29600 5 10 1 1 90 0 1
netname=VREF_A
}
C 75900 37900 1 0 1 generic-power.sym
{
T 75700 38150 5 10 1 1 0 3 1
net=AGND_1:1
}
N 75700 37900 75700 37700 4
C 74700 37900 1 0 1 generic-power.sym
{
T 74500 38150 5 10 1 1 0 3 1
net=AGND_1:1
}
N 74500 37900 74500 37700 4
C 73900 37900 1 0 1 generic-power.sym
{
T 73700 38150 5 10 1 1 0 3 1
net=AGND_1:1
}
N 73700 37900 73700 37700 4
C 72700 37900 1 0 1 generic-power.sym
{
T 72500 38150 5 10 1 1 0 3 1
net=AGND_1:1
}
N 72500 37900 72500 37700 4
N 74900 39300 74900 37700 4
{
T 74900 38300 5 10 1 1 90 0 1
netname=IOUTP_A_A
}
N 75300 39300 75300 37700 4
{
T 75300 38300 5 10 1 1 90 0 1
netname=IOUTN_A_A
}
N 73300 39300 73300 37700 4
{
T 73300 38300 5 10 1 1 90 0 1
netname=IOUTP_B_A
}
N 72900 39300 72900 37700 4
{
T 72900 38300 5 10 1 1 90 0 1
netname=IOUTN_B_A
}
N 74100 37700 74100 39300 4
{
T 74100 38400 5 10 1 1 90 0 1
netname=REFIO_A
}
C 72700 36100 1 180 0 generic-power.sym
{
T 72500 35850 5 10 1 1 180 3 1
net=AGND_1:1
}
N 72500 36100 72500 36300 4
C 72300 32700 1 0 0 generic-power.sym
{
T 72500 32950 5 10 1 1 0 3 1
net=AGND_1:1
}
N 72500 32700 72500 32500 4
C 71900 33300 1 0 0 generic-power.sym
{
T 72100 33550 5 10 1 1 0 3 1
net=AVDD_1:1
}
N 71700 32500 71700 33000 4
N 72100 32500 72100 33300 4
C 71500 33000 1 0 0 generic-power.sym
{
T 71700 33250 5 10 1 1 0 3 1
net=AVDD_1:1
}
C 71900 35500 1 180 1 generic-power.sym
{
T 72100 35250 5 10 1 1 180 3 1
net=AVDD_1:1
}
N 71700 36300 71700 35800 4
N 72100 36300 72100 35500 4
C 71500 35800 1 180 1 generic-power.sym
{
T 71700 35550 5 10 1 1 180 3 1
net=AVDD_1:1
}
C 63500 33200 1 0 0 generic-power.sym
{
T 63700 33450 5 10 1 1 0 3 1
net=5V:1
}
C 71900 30300 1 180 1 generic-power.sym
{
T 72100 30050 5 10 1 1 180 3 1
net=AVDD_1:1
}
N 72100 31100 72100 30300 4
N 71700 31100 71700 30600 4
C 71500 30600 1 180 1 generic-power.sym
{
T 71700 30350 5 10 1 1 180 3 1
net=AVDD_1:1
}
N 72100 37700 72100 38500 4
N 71700 37700 71700 38200 4
C 71500 38200 1 0 0 generic-power.sym
{
T 71700 38450 5 10 1 1 0 3 1
net=AVDD_1:1
}
C 71900 38500 1 0 0 generic-power.sym
{
T 72100 38750 5 10 1 1 0 3 1
net=AVDD_1:1
}
N 63700 32500 63700 33200 4
N 64100 32500 64100 33000 4
N 64100 36300 64100 36000 4
N 63700 36300 63700 35600 4
C 63900 35600 1 180 0 generic-power.sym
{
T 63700 35350 5 10 1 1 180 3 1
net=5V:1
}
C 64700 33000 1 0 0 generic-power.sym
{
T 64900 33250 5 10 1 1 0 3 1
net=DVDD:1
}
N 64900 32500 64900 33000 4
N 64900 35800 64900 36300 4
N 74800 47400 76400 47400 4
{
T 75100 47400 5 10 1 1 0 0 1
netname=SIGDEL_A
}
N 74800 47000 76400 47000 4
{
T 74900 47000 5 10 1 1 0 0 1
netname=AUX_DAC_A_A
}
N 74800 46600 76400 46600 4
{
T 74900 46600 5 10 1 1 0 0 1
netname=AUX_DAC_B_A
}
N 74800 46200 76400 46200 4
{
T 74900 46200 5 10 1 1 0 0 1
netname=AUX_DAC_C_A
}
N 70100 45800 72000 45800 4
{
T 70200 45800 5 10 1 1 0 0 1
netname=AUX_ADC_REF_A
}
N 70400 47000 72000 47000 4
{
T 70400 47000 5 10 1 1 0 0 1
netname=AUX_ADC_A2_A
}
N 70400 46200 72000 46200 4
{
T 70400 46200 5 10 1 1 0 0 1
netname=AUX_ADC_B2_A
}
N 70400 46600 72000 46600 4
{
T 70400 46600 5 10 1 1 0 0 1
netname=AUX_ADC_B1_A
}
N 70400 47400 72000 47400 4
{
T 70400 47400 5 10 1 1 0 0 1
netname=AUX_ADC_A1_A
}
N 62100 46300 63700 46300 4
{
T 62500 46300 5 10 1 1 0 0 1
netname=REFIO_A
}
N 67900 44800 66300 44800 4
{
T 66700 44800 5 10 1 1 0 0 1
netname=VREF_A
}
N 63700 46300 63700 47000 4
N 66300 44800 66300 45800 4
N 64300 41600 66000 41600 4
{
T 64400 41600 5 10 1 1 0 0 1
netname=RESET_CODEC
}
N 64500 32500 64500 32800 4
N 64100 33000 63700 33000 4
N 64500 32800 64900 32800 4
N 64500 36300 64500 36000 4
N 64500 36000 64900 36000 4
N 64100 36000 63700 36000 4
N 64300 42000 66000 42000 4
{
T 64400 42000 5 10 1 1 0 0 1
netname=SEN_CODEC_A
}
N 65000 43200 66000 43200 4
{
T 65300 43200 5 10 1 1 0 0 1
netname=SCLK
}
N 65000 42800 66000 42800 4
{
T 65300 42800 5 10 1 1 0 0 1
netname=SDO
}
N 65000 42400 66000 42400 4
{
T 65400 42400 5 10 1 1 0 0 1
netname=SDI
}
T 67200 33800 9 10 1 0 90 0 1
I2C Address
N 64100 37700 64100 39700 4
{
T 64100 38500 5 10 1 1 90 0 1
netname=io_tx_a_15
}
N 64500 37700 64500 39700 4
{
T 64500 38500 5 10 1 1 90 0 1
netname=io_tx_a_14
}
N 65700 37700 65700 39700 4
{
T 65700 38500 5 10 1 1 90 0 1
netname=io_tx_a_11
}
N 64900 37700 64900 39700 4
{
T 64900 38500 5 10 1 1 90 0 1
netname=io_tx_a_13
}
N 65300 37700 65300 39700 4
{
T 65300 38500 5 10 1 1 90 0 1
netname=io_tx_a_12
}
N 66900 37700 66900 39700 4
{
T 66900 38500 5 10 1 1 90 0 1
netname=io_tx_a_08
}
N 66100 37700 66100 39700 4
{
T 66100 38500 5 10 1 1 90 0 1
netname=io_tx_a_10
}
N 66500 37700 66500 39700 4
{
T 66500 38500 5 10 1 1 90 0 1
netname=io_tx_a_09
}
N 68100 37700 68100 39700 4
{
T 68100 38500 5 10 1 1 90 0 1
netname=io_tx_a_05
}
N 67300 37700 67300 39700 4
{
T 67300 38500 5 10 1 1 90 0 1
netname=io_tx_a_07
}
N 67700 37700 67700 39700 4
{
T 67700 38500 5 10 1 1 90 0 1
netname=io_tx_a_06
}
N 69300 37700 69300 39700 4
{
T 69300 38500 5 10 1 1 90 0 1
netname=io_tx_a_02
}
N 68500 37700 68500 39700 4
{
T 68500 38500 5 10 1 1 90 0 1
netname=io_tx_a_04
}
N 68900 37700 68900 39700 4
{
T 68900 38500 5 10 1 1 90 0 1
netname=io_tx_a_03
}
N 70100 37700 70100 39700 4
{
T 70100 38500 5 10 1 1 90 0 1
netname=io_tx_a_00
}
N 69700 37700 69700 39700 4
{
T 69700 38500 5 10 1 1 90 0 1
netname=io_tx_a_01
}
N 64100 29100 64100 31100 4
{
T 64100 29400 5 10 1 1 90 0 1
netname=io_rx_a_15
}
N 64500 29100 64500 31100 4
{
T 64500 29400 5 10 1 1 90 0 1
netname=io_rx_a_14
}
N 65700 29100 65700 31100 4
{
T 65700 29400 5 10 1 1 90 0 1
netname=io_rx_a_11
}
N 64900 29100 64900 31100 4
{
T 64900 29400 5 10 1 1 90 0 1
netname=io_rx_a_13
}
N 65300 29100 65300 31100 4
{
T 65300 29400 5 10 1 1 90 0 1
netname=io_rx_a_12
}
N 66900 29100 66900 31100 4
{
T 66900 29400 5 10 1 1 90 0 1
netname=io_rx_a_08
}
N 66100 29100 66100 31100 4
{
T 66100 29400 5 10 1 1 90 0 1
netname=io_rx_a_10
}
N 66500 29100 66500 31100 4
{
T 66500 29400 5 10 1 1 90 0 1
netname=io_rx_a_09
}
N 68100 29100 68100 31100 4
{
T 68100 29400 5 10 1 1 90 0 1
netname=io_rx_a_05
}
N 67300 29100 67300 31100 4
{
T 67300 29400 5 10 1 1 90 0 1
netname=io_rx_a_07
}
N 67700 29100 67700 31100 4
{
T 67700 29400 5 10 1 1 90 0 1
netname=io_rx_a_06
}
N 69300 29100 69300 31100 4
{
T 69300 29400 5 10 1 1 90 0 1
netname=io_rx_a_02
}
N 68500 29100 68500 31100 4
{
T 68500 29400 5 10 1 1 90 0 1
netname=io_rx_a_04
}
N 68900 29100 68900 31100 4
{
T 68900 29400 5 10 1 1 90 0 1
netname=io_rx_a_03
}
N 70100 29100 70100 31100 4
{
T 70100 29400 5 10 1 1 90 0 1
netname=io_rx_a_00
}
N 69700 29100 69700 31100 4
{
T 69700 29400 5 10 1 1 90 0 1
netname=io_rx_a_01
}
N 80200 29100 80200 31100 4
{
T 80200 29400 5 10 1 1 90 0 1
netname=io_rx_b_15
}
N 80600 29100 80600 31100 4
{
T 80600 29400 5 10 1 1 90 0 1
netname=io_rx_b_14
}
N 81800 29100 81800 31100 4
{
T 81800 29400 5 10 1 1 90 0 1
netname=io_rx_b_11
}
N 81000 29100 81000 31100 4
{
T 81000 29400 5 10 1 1 90 0 1
netname=io_rx_b_13
}
N 81400 29100 81400 31100 4
{
T 81400 29400 5 10 1 1 90 0 1
netname=io_rx_b_12
}
N 83000 29100 83000 31100 4
{
T 83000 29400 5 10 1 1 90 0 1
netname=io_rx_b_08
}
N 82200 29100 82200 31100 4
{
T 82200 29400 5 10 1 1 90 0 1
netname=io_rx_b_10
}
N 82600 29100 82600 31100 4
{
T 82600 29400 5 10 1 1 90 0 1
netname=io_rx_b_09
}
N 84200 29100 84200 31100 4
{
T 84200 29400 5 10 1 1 90 0 1
netname=io_rx_b_05
}
N 83400 29100 83400 31100 4
{
T 83400 29400 5 10 1 1 90 0 1
netname=io_rx_b_07
}
N 83800 29100 83800 31100 4
{
T 83800 29400 5 10 1 1 90 0 1
netname=io_rx_b_06
}
N 85400 29100 85400 31100 4
{
T 85400 29400 5 10 1 1 90 0 1
netname=io_rx_b_02
}
N 84600 29100 84600 31100 4
{
T 84600 29400 5 10 1 1 90 0 1
netname=io_rx_b_04
}
N 85000 29100 85000 31100 4
{
T 85000 29400 5 10 1 1 90 0 1
netname=io_rx_b_03
}
N 86200 29100 86200 31100 4
{
T 86200 29400 5 10 1 1 90 0 1
netname=io_rx_b_00
}
N 85800 29100 85800 31100 4
{
T 85800 29400 5 10 1 1 90 0 1
netname=io_rx_b_01
}
N 80200 37700 80200 39700 4
{
T 80200 38500 5 10 1 1 90 0 1
netname=io_tx_b_15
}
N 80600 37700 80600 39700 4
{
T 80600 38500 5 10 1 1 90 0 1
netname=io_tx_b_14
}
N 81800 37700 81800 39700 4
{
T 81800 38500 5 10 1 1 90 0 1
netname=io_tx_b_11
}
N 81000 37700 81000 39700 4
{
T 81000 38500 5 10 1 1 90 0 1
netname=io_tx_b_13
}
N 81400 37700 81400 39700 4
{
T 81400 38500 5 10 1 1 90 0 1
netname=io_tx_b_12
}
N 83000 37700 83000 39700 4
{
T 83000 38500 5 10 1 1 90 0 1
netname=io_tx_b_08
}
N 82200 37700 82200 39700 4
{
T 82200 38500 5 10 1 1 90 0 1
netname=io_tx_b_10
}
N 82600 37700 82600 39700 4
{
T 82600 38500 5 10 1 1 90 0 1
netname=io_tx_b_09
}
N 84200 37700 84200 39700 4
{
T 84200 38500 5 10 1 1 90 0 1
netname=io_tx_b_05
}
N 83400 37700 83400 39700 4
{
T 83400 38500 5 10 1 1 90 0 1
netname=io_tx_b_07
}
N 83800 37700 83800 39700 4
{
T 83800 38500 5 10 1 1 90 0 1
netname=io_tx_b_06
}
N 85400 37700 85400 39700 4
{
T 85400 38500 5 10 1 1 90 0 1
netname=io_tx_b_02
}
N 84600 37700 84600 39700 4
{
T 84600 38500 5 10 1 1 90 0 1
netname=io_tx_b_04
}
N 85000 37700 85000 39700 4
{
T 85000 38500 5 10 1 1 90 0 1
netname=io_tx_b_03
}
N 86200 37700 86200 39700 4
{
T 86200 38500 5 10 1 1 90 0 1
netname=io_tx_b_00
}
N 85800 37700 85800 39700 4
{
T 85800 38500 5 10 1 1 90 0 1
netname=io_tx_b_01
}
C 61000 27100 0 0 0 title-bordered-D.sym
T 89900 28000 5 10 1 1 0 0 1
date=$Date: 2005/12/15 20:33:53 $
T 91800 27700 5 10 1 1 0 0 1
rev=$Revision: 1.5 $
T 91900 27400 5 10 1 1 0 0 1
auth=$Author: matt $
T 87700 27700 5 10 1 1 0 0 1
fname=$RCSfile: dboard.sch,v $
T 91100 28400 8 14 1 1 0 4 1
title=USRP-B Daughterboad Interface
T 88700 27400 9 10 1 0 0 0 1
4
T 89500 27400 9 10 1 0 0 0 1
5
C 82800 33000 1 0 0 generic-power.sym
{
T 83000 33250 5 10 1 1 0 3 1
net=DVDD:1
}
C 83200 35800 1 180 0 generic-power.sym
{
T 83000 35550 5 10 1 1 180 3 1
net=DVDD:1
}
C 87900 43400 1 0 0 resistor-1.sym
{
T 88100 43700 5 10 1 1 0 0 1
refdes=R1001
T 88100 43200 5 10 1 1 0 0 1
value=100
T 87900 43400 5 10 0 1 0 0 1
footprint=0603
T 88200 43800 5 10 0 0 0 0 1
device=RESISTOR
}
C 88900 43300 1 270 0 capacitor-1.sym
{
T 88600 42500 5 10 1 1 0 0 1
refdes=C1001
T 88600 42300 5 10 1 1 0 0 1
value=1uF
T 88900 43300 5 10 0 1 0 0 1
footprint=1206
T 89100 44000 5 10 0 0 0 0 1
device=CAPACITOR
T 89100 44200 5 10 0 0 0 0 1
symversion=0.1
}
C 89300 43400 1 0 0 resistor-1.sym
{
T 89500 43700 5 10 1 1 0 0 1
refdes=R1002
T 89500 43200 5 10 1 1 0 0 1
value=100
T 89300 43400 5 10 0 1 0 0 1
footprint=0603
T 89600 43800 5 10 0 0 0 0 1
device=RESISTOR
}
C 90300 43300 1 270 0 capacitor-1.sym
{
T 90000 42500 5 10 1 1 0 0 1
refdes=C1002
T 90000 42300 5 10 1 1 0 0 1
value=1uF
T 90300 43300 5 10 0 1 0 0 1
footprint=1206
T 90500 44000 5 10 0 0 0 0 1
device=CAPACITOR
T 90500 44200 5 10 0 0 0 0 1
symversion=0.1
}
N 88800 43500 89300 43500 4
N 89100 43300 89100 43500 4
N 90500 43500 90500 43300 4
C 89900 42000 1 180 0 generic-power.sym
{
T 89700 41750 5 10 1 1 180 3 1
net=AGND_2:1
}
N 89100 42400 89100 42200 4
N 89100 42200 90500 42200 4
N 90500 42200 90500 42400 4
N 89700 42000 89700 42200 4
N 90200 43500 91600 43500 4
{
T 90500 43500 5 10 1 1 0 0 1
netname=AUX_DAC_D_B
}
N 86300 43500 87900 43500 4
{
T 86600 43500 5 10 1 1 0 0 1
netname=SIGDEL_B
}
C 71700 42700 1 0 0 resistor-1.sym
{
T 71900 43000 5 10 1 1 0 0 1
refdes=R1003
T 71900 42500 5 10 1 1 0 0 1
value=100
T 71700 42700 5 10 0 1 0 0 1
footprint=0603
T 72000 43100 5 10 0 0 0 0 1
device=RESISTOR
}
C 72700 42600 1 270 0 capacitor-1.sym
{
T 72200 41800 5 10 1 1 0 0 1
refdes=C1003
T 72400 41600 5 10 1 1 0 0 1
value=1uF
T 72700 42600 5 10 0 1 0 0 1
footprint=1206
T 72900 43300 5 10 0 0 0 0 1
device=CAPACITOR
T 72900 43500 5 10 0 0 0 0 1
symversion=0.1
}
C 73100 42700 1 0 0 resistor-1.sym
{
T 73300 43000 5 10 1 1 0 0 1
refdes=R1004
T 73300 42500 5 10 1 1 0 0 1
value=100
T 73100 42700 5 10 0 1 0 0 1
footprint=0603
T 73400 43100 5 10 0 0 0 0 1
device=RESISTOR
}
C 74100 42600 1 270 0 capacitor-1.sym
{
T 73600 41800 5 10 1 1 0 0 1
refdes=C1004
T 73800 41600 5 10 1 1 0 0 1
value=1uF
T 74100 42600 5 10 0 1 0 0 1
footprint=1206
T 74300 43300 5 10 0 0 0 0 1
device=CAPACITOR
T 74300 43500 5 10 0 0 0 0 1
symversion=0.1
}
N 72600 42800 73100 42800 4
N 72900 42600 72900 42800 4
N 74300 42800 74300 42600 4
C 73700 41300 1 180 0 generic-power.sym
{
T 73500 41050 5 10 1 1 180 3 1
net=AGND_1:1
}
N 72900 41700 72900 41500 4
N 72900 41500 74300 41500 4
N 74300 41500 74300 41700 4
N 73500 41300 73500 41500 4
N 74000 42800 75400 42800 4
{
T 74300 42800 5 10 1 1 0 0 1
netname=AUX_DAC_D_A
}
N 70100 42800 71700 42800 4
{
T 70400 42800 5 10 1 1 0 0 1
netname=SIGDEL_A
}
C 63800 38300 1 180 0 gnd-1.sym
N 63700 37700 63700 38000 4
C 63600 30500 1 0 0 gnd-1.sym
N 63700 31100 63700 30800 4
C 79900 38300 1 180 0 gnd-1.sym
N 79800 37700 79800 38000 4
C 79700 30500 1 0 0 gnd-1.sym
N 79800 31100 79800 30800 4
N 65300 32500 65300 36300 4
{
T 65300 33900 5 10 1 1 90 0 1
netname=clock_db_a_p
}
N 65700 32500 65700 36300 4
{
T 65700 33900 5 10 1 1 90 0 1
netname=clock_db_a_n
}
N 81400 32500 81400 36300 4
{
T 81400 33800 5 10 1 1 90 0 1
netname=clock_db_b_p
}
N 81800 32500 81800 36300 4
{
T 81800 33800 5 10 1 1 90 0 1
netname=clock_db_b_n
}