www.pudn.com > Grayscale.rar > seeddm642.h

/* 
 *  Copyright 2003 by Spectrum Digital Incorporated. 
 *  All rights reserved. Property of Spectrum Digital Incorporated. 
 */ 
 
/* 
 *  ======== evmdm642.h ======== 
 * 
 *  This file contains EVMDM642 board initialization and FPGA register access 
 *  functions. 
 * 
 *  EVMDM642 BSL Version 1.00 - 07/02/2003 
 * 
 */ 
 
#ifndef EVMDM642_ 
#define EVMDM642_ 
 
#ifdef __cplusplus 
extern "C" { 
#endif 
 
#include  
#include  
#include  
 
/* 
 *  Note:  Bit definitions for each register field 
 *         needs to be supplied here for the CPLD 
 *	       and other board periperals. 
 */ 
 
/* Compatability definitions */ 
#define NULL                 0 
 
/* CPLD address definitions */ 
#define SEEDDM642_CPLD_BASE       0x90080000 
#define EVMDM642_FPGASDRAM_BASE  0x80000000 
 
/* CPLD Register Indices */ 
#define SEEDDM642_IOOUT       0x10 //write only 
#define SEEDDM642_IOINPUT     0x10 //read only 
#define SEEDDM642_FLASHPAGE   0x11 //write only	 
#define SEEDDM642_UARTSET     0x12 //write only 
#define SEEDDM642_PLLSET      0x13 //write only 
#define SEEDDM642_ESAMW       0x14 //writte only 
#define SEEDDM642_ESAMR       0x14 //read only 
#define SEEDDM642_WDOGEN      0x15 //write only 
#define SEEDDM642_WDOG        0x16 //write only 
#define SEEDDM642_SAA         0x17 //write only 
 
/* I2C handle */ 
extern I2C_Handle SEEDVPM642_I2C_hI2C; 
 
/* Read an 8-bit value from a CPLD register */ 
Uint8 SEEDDM642_rget(Int16 regnum); 
 
/* Write an 8-bit value to a CPLD register */ 
void SEEDDM642_rset(Int16 regnum, Uint8 regval); 
 
/* Spin in a delay loop for delay iterations */ 
void SEEDDM642_wait(Uint32 delay); 
 
/* Spin in a delay loop for delay microseconds */ 
void SEEDDM642_waitusec(Uint32 delay); 
 
void SEEDVPM642_init(); 
 
 
#ifdef __cplusplus 
} 
#endif 
 
#endif